From: "Timur Kristóf" <timur.kristof@gmail.com>
To: Alex Deucher <alexdeucher@gmail.com>
Cc: amd-gfx@lists.freedesktop.org, "Marek Olšák" <maraeo@gmail.com>,
"Alex Deucher" <alexander.deucher@amd.com>,
"Christian König" <christian.koenig@amd.com>,
"Tvrtko Ursulin" <tursulin@ursulin.net>,
pierre-eric.pelloux-prayer@amd.com,
"Natalie Vock" <nat@pixelcluster.dev>,
"Lijo Lazar" <lijo.lazar@amd.com>,
"Felix Kuehling" <Felix.Kuehling@amd.com>
Subject: Re: [PATCH 00/12] RFC: drm/amdgpu/sdma: Refactor SDMA v4 and older functions to be per-instance
Date: Tue, 15 Sep 2026 19:23:07 +0200 [thread overview]
Message-ID: <CBgaIVTsRE2O7KG28C_9bw@gmail.com> (raw)
In-Reply-To: <CADnq5_P_cVmHqd5sB6vwGqYA6jSY_fY6EWQp+WofptCgC8nRLw@mail.gmail.com>
On Friday, September 11, 2026 9:00:07 PM Central European Summer Time Alex
Deucher wrote:
> On Mon, Sep 7, 2026 at 4:40 PM Timur Kristóf <timur.kristof@gmail.com>
wrote:
> > This series applies on top of my previous series:
> > "Improve existing SDMA queue resets" (currently under review)
> >
> > Prepare the code for implementing recovery for
> > SDMA v4 and all older SDMA (and SI DMA) versions.
> > Reorganize the SDMA 4.0 code so that the functions that are
> > responsible for managing the SDMA engines take an instance ID
> > as an argument.
> >
> > This makes it possible to manage the SDMA instances
> > independently of each other, which will enable us to
> > also use these functions to implement resetting and
> > recovering them independently. (The actual recovery
> > implementation will be in a follow-up patch series
> > which I will submit after this one is accepted.)
>
> This series looks fine to me, although I think I would prefer to apply
> it along with the relevant soft reset changes to avoid churning the
> code until each family is ready. E.g., apply the cik_sdma refactor
> along with the CIK soft reset support, etc. Unless you have something
> else in mind.
Thank you Alex.
My plan is the following:
1. I would like to first refactor the functions for every SDMA IP block version
to be per-instance.
2. Then, I'd like to improve the soft reset code, more specifically the multi-
ring reset helpers and amdgpu_device_ip_soft_reset() to make them aware of IP
block instances and change SDMA v4.4.2, v5.0 and v5.2 over to use that code.
3. With all of that out of the way, it will be pretty easy to hook up the same
soft reset mechanism for SI, CIK, VI as well.
4. At that point, we should also consider if we want soft reset for SDMA v6
and v7. Technically these versions support proper queue reset through the MES,
but in practice I've seen the MES fail so often that I wouldn't consider it
stable.
This RFC is basically a prototype for step (1) and only takes care of SDMA v4
and older just to show how I imagine doing the refactor. If you like this
direction, I would like to do the same for all IP versions before moving
forward with soft reset changes and other refactors. I prefer to do this first
for all IP versions because I think it's important to have consistency within
the code base regarding how the SDMA is programmed.
What do you think, would that be OK for you?
I understand this causes code churn, sorry about that.
Thanks & best regards,
Timur
>
> > Timur Kristóf (12):
> > drm/amdgpu/sdma: Refactor SI DMA functions to be per instance
> > drm/amdgpu/sdma: Refactor SI DMA clock gating functions to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor CIK SDMA functions to be per instance
> > drm/amdgpu/sdma: Refactor CIK SDMA clock gating functions to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor SDMA v2.4 functions to be per instance
> > drm/amdgpu/sdma: Refactor SDMA v2.4 golden registers to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor SDMA v3.0 functions to be per instance
> > drm/amdgpu/sdma: Refactor SDMA v3.0 clock gating functions to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor SDMA v3.0 golden registers to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor SDMA v4.0 functions to be per instance
> > drm/amdgpu/sdma: Refactor SDMA v4.0 clock gating functions to be
> >
> > per-instance
> >
> > drm/amdgpu/sdma: Refactor SDMA v4.0 golden registers to be
> >
> > per-instance
> >
> > drivers/gpu/drm/amd/amdgpu/cik_sdma.c | 322 +++++++-------
> > drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c | 232 +++++-----
> > drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 561 ++++++++++++++----------
> > drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 577 +++++++++++++++----------
> > drivers/gpu/drm/amd/amdgpu/si_dma.c | 160 ++++---
> > 5 files changed, 1043 insertions(+), 809 deletions(-)
> >
> > --
> > 2.55.0
next prev parent reply other threads:[~2026-09-15 17:23 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-07 20:33 [PATCH 00/12] RFC: drm/amdgpu/sdma: Refactor SDMA v4 and older functions to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 01/12] drm/amdgpu/sdma: Refactor SI DMA functions to be per instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 02/12] drm/amdgpu/sdma: Refactor SI DMA clock gating functions to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 03/12] drm/amdgpu/sdma: Refactor CIK SDMA functions to be per instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 04/12] drm/amdgpu/sdma: Refactor CIK SDMA clock gating functions to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 05/12] drm/amdgpu/sdma: Refactor SDMA v2.4 functions to be per instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 06/12] drm/amdgpu/sdma: Refactor SDMA v2.4 golden registers to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 07/12] drm/amdgpu/sdma: Refactor SDMA v3.0 functions to be per instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 08/12] drm/amdgpu/sdma: Refactor SDMA v3.0 clock gating functions to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 09/12] drm/amdgpu/sdma: Refactor SDMA v3.0 golden registers " Timur Kristóf
2026-09-07 20:33 ` [PATCH 10/12] drm/amdgpu/sdma: Refactor SDMA v4.0 functions to be per instance Timur Kristóf
2026-09-08 7:41 ` Tvrtko Ursulin
2026-09-08 8:14 ` Timur Kristóf
2026-09-10 14:44 ` Tvrtko Ursulin
2026-09-07 20:33 ` [PATCH 11/12] drm/amdgpu/sdma: Refactor SDMA v4.0 clock gating functions to be per-instance Timur Kristóf
2026-09-07 20:33 ` [PATCH 12/12] drm/amdgpu/sdma: Refactor SDMA v4.0 golden registers " Timur Kristóf
2026-09-11 19:00 ` [PATCH 00/12] RFC: drm/amdgpu/sdma: Refactor SDMA v4 and older functions " Alex Deucher
2026-09-15 17:23 ` Timur Kristóf [this message]
2026-09-16 20:23 ` Alex Deucher
2026-09-26 13:21 ` Timur Kristóf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CBgaIVTsRE2O7KG28C_9bw@gmail.com \
--to=timur.kristof@gmail.com \
--cc=Felix.Kuehling@amd.com \
--cc=alexander.deucher@amd.com \
--cc=alexdeucher@gmail.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=christian.koenig@amd.com \
--cc=lijo.lazar@amd.com \
--cc=maraeo@gmail.com \
--cc=nat@pixelcluster.dev \
--cc=pierre-eric.pelloux-prayer@amd.com \
--cc=tursulin@ursulin.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.