From: "Troy Mitchell" <troy.mitchell@linux.spacemit.com>
To: "Yao Zi" <me@ziyao.cc>, "Jiayu Du" <duge1256@gmail.com>,
<srini@kernel.org>
Cc: <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>,
<dlan@kernel.org>, <troy.mitchell@linux.spacemit.com>,
<pjw@kernel.org>, <palmer@dabbelt.com>, <aou@eecs.berkeley.edu>,
<alex@ghiti.fr>, <p.zabel@pengutronix.de>,
<devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
<spacemit@lists.linux.dev>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 2/3] nvmem: Add read-only SpacemiT K3 eFuse support
Date: Mon, 09 Nov 2026 15:19:33 +0000 [thread overview]
Message-ID: <DMQS4Y2FACDA.3T8ZB1OUW5HCP@linux.spacemit.com> (raw)
In-Reply-To: <au6niF5xiqj7cqJ4@pie>
[-- Attachment #1: Type: text/plain, Size: 2129 bytes --]
On Sat Nov 7, 2026 at 4:22 AM GMT, Yao Zi wrote:
> On Fri, Nov 06, 2026 at 02:05:24PM +0800, Jiayu Du wrote:
>> Add read-only NVMEM access to bank 0 and bank 7 of the SpacemiT K3 eFuse
>> controller. These banks contain temperature calibration parameters and
>> other configuration data.
>>
>> Snapshot the shadow registers with aligned 32-bit reads and expose the
>> data in little-endian order at controller-relative offsets. Serve reads
>> from the snapshot and use keepouts for the remaining register ranges.
>> Keep the AES_WTM clock enabled and its shared reset deasserted while the
>> provider is registered.
>>
>> Signed-off-by: Jiayu Du <duge1256@gmail.com>
>> ---
>> MAINTAINERS | 1 +
>> drivers/nvmem/Kconfig | 14 +++
>> drivers/nvmem/Makefile | 1 +
>> drivers/nvmem/spacemit-k3-efuse.c | 151 ++++++++++++++++++++++++++++++
>> 4 files changed, 167 insertions(+)
>> create mode 100644 drivers/nvmem/spacemit-k3-efuse.c
>
> ...
>
>> diff --git a/drivers/nvmem/Kconfig b/drivers/nvmem/Kconfig
>> index d2f5bb236663..28d6c59fbd74 100644
>> --- a/drivers/nvmem/Kconfig
>> +++ b/drivers/nvmem/Kconfig
>> @@ -476,6 +476,20 @@ config NVMEM_SNVS_LPGPR
>> This driver can also be built as a module. If so, the module
>> will be called nvmem-snvs-lpgpr.
>>
>> +config NVMEM_SPACEMIT_K3_EFUSE
>> + tristate "SpacemiT K3 eFuse support"
>> + depends on ARCH_SPACEMIT || COMPILE_TEST
>> + depends on OF && HAS_IOMEM
>> + depends on COMMON_CLK && RESET_CONTROLLER
>> + help
>> + Say Y here to read configuration and calibration data from the
>> + SpacemiT K3 eFuse shadow banks. The boot firmware must have loaded
>> + the shadow registers before Linux starts. Programming and reloading
>> + the fuses are not supported.
>
> I didn't read K3's TRM, but is there a reason to depend on the
> bootloader to do so? We should depend on the state set up by bootloaders
> as less as possible, I think.
The GEU hardware loads the shadow after reset. So YES, we don't need to
rely on bootloader.
--
Troy Mitchell
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 273 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: "Troy Mitchell" <troy.mitchell@linux.spacemit.com>
To: "Yao Zi" <me@ziyao.cc>, "Jiayu Du" <duge1256@gmail.com>,
<srini@kernel.org>
Cc: <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>,
<dlan@kernel.org>, <troy.mitchell@linux.spacemit.com>,
<pjw@kernel.org>, <palmer@dabbelt.com>, <aou@eecs.berkeley.edu>,
<alex@ghiti.fr>, <p.zabel@pengutronix.de>,
<devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
<spacemit@lists.linux.dev>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 2/3] nvmem: Add read-only SpacemiT K3 eFuse support
Date: Mon, 09 Nov 2026 15:19:33 +0000 [thread overview]
Message-ID: <DMQS4Y2FACDA.3T8ZB1OUW5HCP@linux.spacemit.com> (raw)
In-Reply-To: <au6niF5xiqj7cqJ4@pie>
[-- Attachment #1.1: Type: text/plain, Size: 2129 bytes --]
On Sat Nov 7, 2026 at 4:22 AM GMT, Yao Zi wrote:
> On Fri, Nov 06, 2026 at 02:05:24PM +0800, Jiayu Du wrote:
>> Add read-only NVMEM access to bank 0 and bank 7 of the SpacemiT K3 eFuse
>> controller. These banks contain temperature calibration parameters and
>> other configuration data.
>>
>> Snapshot the shadow registers with aligned 32-bit reads and expose the
>> data in little-endian order at controller-relative offsets. Serve reads
>> from the snapshot and use keepouts for the remaining register ranges.
>> Keep the AES_WTM clock enabled and its shared reset deasserted while the
>> provider is registered.
>>
>> Signed-off-by: Jiayu Du <duge1256@gmail.com>
>> ---
>> MAINTAINERS | 1 +
>> drivers/nvmem/Kconfig | 14 +++
>> drivers/nvmem/Makefile | 1 +
>> drivers/nvmem/spacemit-k3-efuse.c | 151 ++++++++++++++++++++++++++++++
>> 4 files changed, 167 insertions(+)
>> create mode 100644 drivers/nvmem/spacemit-k3-efuse.c
>
> ...
>
>> diff --git a/drivers/nvmem/Kconfig b/drivers/nvmem/Kconfig
>> index d2f5bb236663..28d6c59fbd74 100644
>> --- a/drivers/nvmem/Kconfig
>> +++ b/drivers/nvmem/Kconfig
>> @@ -476,6 +476,20 @@ config NVMEM_SNVS_LPGPR
>> This driver can also be built as a module. If so, the module
>> will be called nvmem-snvs-lpgpr.
>>
>> +config NVMEM_SPACEMIT_K3_EFUSE
>> + tristate "SpacemiT K3 eFuse support"
>> + depends on ARCH_SPACEMIT || COMPILE_TEST
>> + depends on OF && HAS_IOMEM
>> + depends on COMMON_CLK && RESET_CONTROLLER
>> + help
>> + Say Y here to read configuration and calibration data from the
>> + SpacemiT K3 eFuse shadow banks. The boot firmware must have loaded
>> + the shadow registers before Linux starts. Programming and reloading
>> + the fuses are not supported.
>
> I didn't read K3's TRM, but is there a reason to depend on the
> bootloader to do so? We should depend on the state set up by bootloaders
> as less as possible, I think.
The GEU hardware loads the shadow after reset. So YES, we don't need to
rely on bootloader.
--
Troy Mitchell
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 273 bytes --]
[-- Attachment #2: Type: text/plain, Size: 161 bytes --]
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2026-11-09 15:20 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-06 6:05 [PATCH 0/3] Add read-only SpacemiT K3 eFuse support Jiayu Du
2026-11-06 6:05 ` Jiayu Du
2026-11-06 6:05 ` [PATCH 1/3] dt-bindings: nvmem: Add SpacemiT K3 eFuse controller Jiayu Du
2026-11-06 6:05 ` Jiayu Du
2026-11-06 17:37 ` Conor Dooley
2026-11-06 17:37 ` Conor Dooley
2026-11-06 6:05 ` [PATCH 2/3] nvmem: Add read-only SpacemiT K3 eFuse support Jiayu Du
2026-11-06 6:05 ` Jiayu Du
2026-11-06 12:15 ` Troy Mitchell
2026-11-06 12:15 ` Troy Mitchell
2026-11-07 4:22 ` Yao Zi
2026-11-07 4:22 ` Yao Zi
2026-11-09 15:19 ` Troy Mitchell [this message]
2026-11-09 15:19 ` Troy Mitchell
2026-11-06 6:05 ` [PATCH 3/3] riscv: dts: spacemit: Add K3 eFuse and temperature trim cells Jiayu Du
2026-11-06 6:05 ` Jiayu Du
2026-11-06 22:13 ` Aurelien Jarno
2026-11-06 22:13 ` Aurelien Jarno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=DMQS4Y2FACDA.3T8ZB1OUW5HCP@linux.spacemit.com \
--to=troy.mitchell@linux.spacemit.com \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dlan@kernel.org \
--cc=duge1256@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=me@ziyao.cc \
--cc=p.zabel@pengutronix.de \
--cc=palmer@dabbelt.com \
--cc=pjw@kernel.org \
--cc=robh@kernel.org \
--cc=spacemit@lists.linux.dev \
--cc=srini@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.