All of lore.kernel.org
 help / color / mirror / Atom feed
From: Deepak Gupta <debug@rivosinc.com>
To: Alexandre Ghiti <alex@ghiti.fr>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Ingo Molnar <mingo@redhat.com>, Borislav Petkov <bp@alien8.de>,
	Dave Hansen <dave.hansen@linux.intel.com>,
	x86@kernel.org, "H. Peter Anvin" <hpa@zytor.com>,
	Andrew Morton <akpm@linux-foundation.org>,
	"Liam R. Howlett" <Liam.Howlett@oracle.com>,
	Vlastimil Babka <vbabka@suse.cz>,
	Lorenzo Stoakes <lorenzo.stoakes@oracle.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Conor Dooley <conor@kernel.org>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Arnd Bergmann <arnd@arndb.de>,
	Christian Brauner <brauner@kernel.org>,
	Peter Zijlstra <peterz@infradead.org>,
	Oleg Nesterov <oleg@redhat.com>,
	Eric Biederman <ebiederm@xmission.com>,
	Kees Cook <kees@kernel.org>, Jonathan Corbet <corbet@lwn.net>,
	Shuah Khan <shuah@kernel.org>, Jann Horn <jannh@google.com>,
	Conor Dooley <conor+dt@kernel.org>,
	linux-kernel@vger.kernel.org, linux-fsdevel@vger.kernel.org,
	linux-mm@kvack.org, linux-riscv@lists.infradead.org,
	devicetree@vger.kernel.org, linux-arch@vger.kernel.org,
	linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org,
	alistair.francis@wdc.com, richard.henderson@linaro.org,
	jim.shu@sifive.com, andybnac@gmail.com, kito.cheng@sifive.com,
	charlie@rivosinc.com, atishp@rivosinc.com, evan@rivosinc.com,
	cleger@rivosinc.com, alexghiti@rivosinc.com,
	samitolvanen@google.com, broonie@kernel.org,
	rick.p.edgecombe@intel.com, Zong Li <zong.li@sifive.com>
Subject: Re: [PATCH v12 24/28] arch/riscv: compile vdso with landing pad
Date: Wed, 9 Apr 2025 07:28:17 -0700	[thread overview]
Message-ID: <Z_aEAWFnNYMhEYaq@debug.ba.rivosinc.com> (raw)
In-Reply-To: <4f6a0c65-7c3a-4457-8b0b-cd39f40931c8@ghiti.fr>

On Tue, Apr 08, 2025 at 02:45:25PM +0200, Alexandre Ghiti wrote:
>
>On 14/03/2025 22:39, Deepak Gupta wrote:
>>From: Jim Shu <jim.shu@sifive.com>
>>
>>user mode tasks compiled with zicfilp may call indirectly into vdso (like
>>hwprobe indirect calls). Add landing pad compile support in vdso. vdso
>>with landing pad in it will be nop for tasks which have not enabled
>>landing pad.
>>This patch allows to run user mode tasks with cfi eanbled and do no harm.
>>
>>Future work can be done on this to do below
>>  - labeled landing pad on vdso functions (whenever labeling support shows
>>    up in gnu-toolchain)
>>  - emit shadow stack instructions only in vdso compiled objects as part of
>>    kernel compile.
>>
>>Signed-off-by: Jim Shu <jim.shu@sifive.com>
>>Reviewed-by: Zong Li <zong.li@sifive.com>
>>Signed-off-by: Deepak Gupta <debug@rivosinc.com>
>>---
>>  arch/riscv/Makefile                   |  5 +++-
>>  arch/riscv/include/asm/assembler.h    | 44 +++++++++++++++++++++++++++++++++++
>>  arch/riscv/kernel/vdso/Makefile       | 12 ++++++++++
>>  arch/riscv/kernel/vdso/flush_icache.S |  4 ++++
>>  arch/riscv/kernel/vdso/getcpu.S       |  4 ++++
>>  arch/riscv/kernel/vdso/rt_sigreturn.S |  4 ++++
>>  arch/riscv/kernel/vdso/sys_hwprobe.S  |  4 ++++
>>  7 files changed, 76 insertions(+), 1 deletion(-)
>>
>>diff --git a/arch/riscv/Makefile b/arch/riscv/Makefile
>>index 13fbc0f94238..eca94246cda6 100644
>>--- a/arch/riscv/Makefile
>>+++ b/arch/riscv/Makefile
>>@@ -88,9 +88,12 @@ riscv-march-$(CONFIG_TOOLCHAIN_HAS_ZACAS) := $(riscv-march-y)_zacas
>>  # Check if the toolchain supports Zabha
>>  riscv-march-$(CONFIG_TOOLCHAIN_HAS_ZABHA) := $(riscv-march-y)_zabha
>>+KBUILD_BASE_ISA = -march=$(shell echo $(riscv-march-y) | sed -E 's/(rv32ima|rv64ima)fd([^v_]*)v?/\1\2/')
>>+export KBUILD_BASE_ISA
>>+
>>  # Remove F,D,V from isa string for all. Keep extensions between "fd" and "v" by
>>  # matching non-v and non-multi-letter extensions out with the filter ([^v_]*)
>>-KBUILD_CFLAGS += -march=$(shell echo $(riscv-march-y) | sed -E 's/(rv32ima|rv64ima)fd([^v_]*)v?/\1\2/')
>>+KBUILD_CFLAGS += $(KBUILD_BASE_ISA)
>>  KBUILD_AFLAGS += -march=$(riscv-march-y)
>>diff --git a/arch/riscv/include/asm/assembler.h b/arch/riscv/include/asm/assembler.h
>>index 44b1457d3e95..a058ea5e9c58 100644
>>--- a/arch/riscv/include/asm/assembler.h
>>+++ b/arch/riscv/include/asm/assembler.h
>>@@ -80,3 +80,47 @@
>>  	.endm
>>  #endif	/* __ASM_ASSEMBLER_H */
>>+
>>+#if defined(CONFIG_RISCV_USER_CFI) && (__riscv_xlen == 64)
>>+.macro vdso_lpad
>>+lpad 0
>>+.endm
>>+#else
>>+.macro vdso_lpad
>>+.endm
>>+#endif
>>+
>>+/*
>>+ * This macro emits a program property note section identifying
>>+ * architecture features which require special handling, mainly for
>>+ * use in assembly files included in the VDSO.
>>+ */
>>+#define NT_GNU_PROPERTY_TYPE_0  5
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_AND 0xc0000000
>>+
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_ZICFILP      (1U << 0)
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_ZICFISS      (1U << 1)
>>+
>>+#if defined(CONFIG_RISCV_USER_CFI) && (__riscv_xlen == 64)
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT \
>>+	(GNU_PROPERTY_RISCV_FEATURE_1_ZICFILP)
>>+#endif
>>+
>>+#ifdef GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT
>>+.macro emit_riscv_feature_1_and, feat = GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT
>>+	.pushsection .note.gnu.property, "a"
>>+	.p2align        3
>>+	.word           4
>>+	.word           16
>>+	.word           NT_GNU_PROPERTY_TYPE_0
>>+	.asciz          "GNU"
>>+	.word           GNU_PROPERTY_RISCV_FEATURE_1_AND
>>+	.word           4
>>+	.word           \feat
>>+	.word           0
>>+	.popsection
>>+.endm
>>+#else
>>+.macro emit_riscv_feature_1_and, feat = 0
>>+.endm
>>+#endif
>>diff --git a/arch/riscv/kernel/vdso/Makefile b/arch/riscv/kernel/vdso/Makefile
>>index 9a1b555e8733..daa10c2b0dd1 100644
>>--- a/arch/riscv/kernel/vdso/Makefile
>>+++ b/arch/riscv/kernel/vdso/Makefile
>>@@ -13,12 +13,18 @@ vdso-syms += flush_icache
>>  vdso-syms += hwprobe
>>  vdso-syms += sys_hwprobe
>>+ifdef CONFIG_RISCV_USER_CFI
>>+LPAD_MARCH = _zicfilp
>>+endif
>>+
>>  # Files to link into the vdso
>>  obj-vdso = $(patsubst %, %.o, $(vdso-syms)) note.o
>>  ccflags-y := -fno-stack-protector
>>  ccflags-y += -DDISABLE_BRANCH_PROFILING
>>  ccflags-y += -fno-builtin
>>+ccflags-y += $(KBUILD_BASE_ISA)$(LPAD_MARCH)
>>+asflags-y += $(KBUILD_BASE_ISA)$(LPAD_MARCH)
>>  ifneq ($(c-gettimeofday-y),)
>>    CFLAGS_vgettimeofday.o += -fPIC -include $(c-gettimeofday-y)
>>@@ -40,6 +46,12 @@ endif
>>  CFLAGS_REMOVE_vgettimeofday.o = $(CC_FLAGS_FTRACE) $(CC_FLAGS_SCS)
>>  CFLAGS_REMOVE_hwprobe.o = $(CC_FLAGS_FTRACE) $(CC_FLAGS_SCS)
>>+# Disable profiling and instrumentation for VDSO code
>>+GCOV_PROFILE := n
>>+KCOV_INSTRUMENT := n
>>+KASAN_SANITIZE := n
>>+UBSAN_SANITIZE := n
>
>
>So I looked into this and it seems it is not needed. All the profilers 
>above only add their corresponding "clags" if the object 
>"is-kernel-object" (https://elixir.bootlin.com/linux/v6.14-rc6/source/scripts/Makefile.lib#L147) 
>which is not the case for hwprobe.c since it is not added to obj-y.

Noted. Will remove it.

>
>
>>+
>>  # Force dependency
>>  $(obj)/vdso.o: $(obj)/vdso.so
>>diff --git a/arch/riscv/kernel/vdso/flush_icache.S b/arch/riscv/kernel/vdso/flush_icache.S
>>index 8f884227e8bc..e4c56970905e 100644
>>--- a/arch/riscv/kernel/vdso/flush_icache.S
>>+++ b/arch/riscv/kernel/vdso/flush_icache.S
>>@@ -5,11 +5,13 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  /* int __vdso_flush_icache(void *start, void *end, unsigned long flags); */
>>  SYM_FUNC_START(__vdso_flush_icache)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  #ifdef CONFIG_SMP
>>  	li a7, __NR_riscv_flush_icache
>>  	ecall
>>@@ -20,3 +22,5 @@ SYM_FUNC_START(__vdso_flush_icache)
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_flush_icache)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/getcpu.S b/arch/riscv/kernel/vdso/getcpu.S
>>index 9c1bd531907f..5c1ecc4e1465 100644
>>--- a/arch/riscv/kernel/vdso/getcpu.S
>>+++ b/arch/riscv/kernel/vdso/getcpu.S
>>@@ -5,14 +5,18 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  /* int __vdso_getcpu(unsigned *cpu, unsigned *node, void *unused); */
>>  SYM_FUNC_START(__vdso_getcpu)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  	/* For now, just do the syscall. */
>>  	li a7, __NR_getcpu
>>  	ecall
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_getcpu)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/rt_sigreturn.S b/arch/riscv/kernel/vdso/rt_sigreturn.S
>>index 3dc022aa8931..e82987dc3739 100644
>>--- a/arch/riscv/kernel/vdso/rt_sigreturn.S
>>+++ b/arch/riscv/kernel/vdso/rt_sigreturn.S
>>@@ -5,12 +5,16 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  SYM_FUNC_START(__vdso_rt_sigreturn)
>>  	.cfi_startproc
>>  	.cfi_signal_frame
>>+	vdso_lpad
>>  	li a7, __NR_rt_sigreturn
>>  	ecall
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_rt_sigreturn)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/sys_hwprobe.S b/arch/riscv/kernel/vdso/sys_hwprobe.S
>>index 77e57f830521..f1694451a60c 100644
>>--- a/arch/riscv/kernel/vdso/sys_hwprobe.S
>>+++ b/arch/riscv/kernel/vdso/sys_hwprobe.S
>>@@ -3,13 +3,17 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  .text
>>  SYM_FUNC_START(riscv_hwprobe)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  	li a7, __NR_riscv_hwprobe
>>  	ecall
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(riscv_hwprobe)
>>+
>>+emit_riscv_feature_1_and
>>

WARNING: multiple messages have this Message-ID (diff)
From: Deepak Gupta <debug@rivosinc.com>
To: Alexandre Ghiti <alex@ghiti.fr>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Ingo Molnar <mingo@redhat.com>, Borislav Petkov <bp@alien8.de>,
	Dave Hansen <dave.hansen@linux.intel.com>,
	x86@kernel.org, "H. Peter Anvin" <hpa@zytor.com>,
	Andrew Morton <akpm@linux-foundation.org>,
	"Liam R. Howlett" <Liam.Howlett@oracle.com>,
	Vlastimil Babka <vbabka@suse.cz>,
	Lorenzo Stoakes <lorenzo.stoakes@oracle.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Conor Dooley <conor@kernel.org>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Arnd Bergmann <arnd@arndb.de>,
	Christian Brauner <brauner@kernel.org>,
	Peter Zijlstra <peterz@infradead.org>,
	Oleg Nesterov <oleg@redhat.com>,
	Eric Biederman <ebiederm@xmission.com>,
	Kees Cook <kees@kernel.org>, Jonathan Corbet <corbet@lwn.net>,
	Shuah Khan <shuah@kernel.org>, Jann Horn <jannh@google.com>,
	Conor Dooley <conor+dt@kernel.org>,
	linux-kernel@vger.kernel.org, linux-fsdevel@vger.kernel.org,
	linux-mm@kvack.org, linux-riscv@lists.infradead.org,
	devicetree@vger.kernel.org, linux-arch@vger.kernel.org,
	linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org,
	alistair.francis@wdc.com, richard.henderson@linaro.org,
	jim.shu@sifive.com, andybnac@gmail.com, kito.cheng@sifive.com,
	charlie@rivosinc.com, atishp@rivosinc.com, evan@rivosinc.com,
	cleger@rivosinc.com, alexghiti@rivosinc.com,
	samitolvanen@google.com, broonie@kernel.org,
	rick.p.edgecombe@intel.com, Zong Li <zong.li@sifive.com>
Subject: Re: [PATCH v12 24/28] arch/riscv: compile vdso with landing pad
Date: Wed, 9 Apr 2025 07:28:17 -0700	[thread overview]
Message-ID: <Z_aEAWFnNYMhEYaq@debug.ba.rivosinc.com> (raw)
In-Reply-To: <4f6a0c65-7c3a-4457-8b0b-cd39f40931c8@ghiti.fr>

On Tue, Apr 08, 2025 at 02:45:25PM +0200, Alexandre Ghiti wrote:
>
>On 14/03/2025 22:39, Deepak Gupta wrote:
>>From: Jim Shu <jim.shu@sifive.com>
>>
>>user mode tasks compiled with zicfilp may call indirectly into vdso (like
>>hwprobe indirect calls). Add landing pad compile support in vdso. vdso
>>with landing pad in it will be nop for tasks which have not enabled
>>landing pad.
>>This patch allows to run user mode tasks with cfi eanbled and do no harm.
>>
>>Future work can be done on this to do below
>>  - labeled landing pad on vdso functions (whenever labeling support shows
>>    up in gnu-toolchain)
>>  - emit shadow stack instructions only in vdso compiled objects as part of
>>    kernel compile.
>>
>>Signed-off-by: Jim Shu <jim.shu@sifive.com>
>>Reviewed-by: Zong Li <zong.li@sifive.com>
>>Signed-off-by: Deepak Gupta <debug@rivosinc.com>
>>---
>>  arch/riscv/Makefile                   |  5 +++-
>>  arch/riscv/include/asm/assembler.h    | 44 +++++++++++++++++++++++++++++++++++
>>  arch/riscv/kernel/vdso/Makefile       | 12 ++++++++++
>>  arch/riscv/kernel/vdso/flush_icache.S |  4 ++++
>>  arch/riscv/kernel/vdso/getcpu.S       |  4 ++++
>>  arch/riscv/kernel/vdso/rt_sigreturn.S |  4 ++++
>>  arch/riscv/kernel/vdso/sys_hwprobe.S  |  4 ++++
>>  7 files changed, 76 insertions(+), 1 deletion(-)
>>
>>diff --git a/arch/riscv/Makefile b/arch/riscv/Makefile
>>index 13fbc0f94238..eca94246cda6 100644
>>--- a/arch/riscv/Makefile
>>+++ b/arch/riscv/Makefile
>>@@ -88,9 +88,12 @@ riscv-march-$(CONFIG_TOOLCHAIN_HAS_ZACAS) := $(riscv-march-y)_zacas
>>  # Check if the toolchain supports Zabha
>>  riscv-march-$(CONFIG_TOOLCHAIN_HAS_ZABHA) := $(riscv-march-y)_zabha
>>+KBUILD_BASE_ISA = -march=$(shell echo $(riscv-march-y) | sed -E 's/(rv32ima|rv64ima)fd([^v_]*)v?/\1\2/')
>>+export KBUILD_BASE_ISA
>>+
>>  # Remove F,D,V from isa string for all. Keep extensions between "fd" and "v" by
>>  # matching non-v and non-multi-letter extensions out with the filter ([^v_]*)
>>-KBUILD_CFLAGS += -march=$(shell echo $(riscv-march-y) | sed -E 's/(rv32ima|rv64ima)fd([^v_]*)v?/\1\2/')
>>+KBUILD_CFLAGS += $(KBUILD_BASE_ISA)
>>  KBUILD_AFLAGS += -march=$(riscv-march-y)
>>diff --git a/arch/riscv/include/asm/assembler.h b/arch/riscv/include/asm/assembler.h
>>index 44b1457d3e95..a058ea5e9c58 100644
>>--- a/arch/riscv/include/asm/assembler.h
>>+++ b/arch/riscv/include/asm/assembler.h
>>@@ -80,3 +80,47 @@
>>  	.endm
>>  #endif	/* __ASM_ASSEMBLER_H */
>>+
>>+#if defined(CONFIG_RISCV_USER_CFI) && (__riscv_xlen == 64)
>>+.macro vdso_lpad
>>+lpad 0
>>+.endm
>>+#else
>>+.macro vdso_lpad
>>+.endm
>>+#endif
>>+
>>+/*
>>+ * This macro emits a program property note section identifying
>>+ * architecture features which require special handling, mainly for
>>+ * use in assembly files included in the VDSO.
>>+ */
>>+#define NT_GNU_PROPERTY_TYPE_0  5
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_AND 0xc0000000
>>+
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_ZICFILP      (1U << 0)
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_ZICFISS      (1U << 1)
>>+
>>+#if defined(CONFIG_RISCV_USER_CFI) && (__riscv_xlen == 64)
>>+#define GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT \
>>+	(GNU_PROPERTY_RISCV_FEATURE_1_ZICFILP)
>>+#endif
>>+
>>+#ifdef GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT
>>+.macro emit_riscv_feature_1_and, feat = GNU_PROPERTY_RISCV_FEATURE_1_DEFAULT
>>+	.pushsection .note.gnu.property, "a"
>>+	.p2align        3
>>+	.word           4
>>+	.word           16
>>+	.word           NT_GNU_PROPERTY_TYPE_0
>>+	.asciz          "GNU"
>>+	.word           GNU_PROPERTY_RISCV_FEATURE_1_AND
>>+	.word           4
>>+	.word           \feat
>>+	.word           0
>>+	.popsection
>>+.endm
>>+#else
>>+.macro emit_riscv_feature_1_and, feat = 0
>>+.endm
>>+#endif
>>diff --git a/arch/riscv/kernel/vdso/Makefile b/arch/riscv/kernel/vdso/Makefile
>>index 9a1b555e8733..daa10c2b0dd1 100644
>>--- a/arch/riscv/kernel/vdso/Makefile
>>+++ b/arch/riscv/kernel/vdso/Makefile
>>@@ -13,12 +13,18 @@ vdso-syms += flush_icache
>>  vdso-syms += hwprobe
>>  vdso-syms += sys_hwprobe
>>+ifdef CONFIG_RISCV_USER_CFI
>>+LPAD_MARCH = _zicfilp
>>+endif
>>+
>>  # Files to link into the vdso
>>  obj-vdso = $(patsubst %, %.o, $(vdso-syms)) note.o
>>  ccflags-y := -fno-stack-protector
>>  ccflags-y += -DDISABLE_BRANCH_PROFILING
>>  ccflags-y += -fno-builtin
>>+ccflags-y += $(KBUILD_BASE_ISA)$(LPAD_MARCH)
>>+asflags-y += $(KBUILD_BASE_ISA)$(LPAD_MARCH)
>>  ifneq ($(c-gettimeofday-y),)
>>    CFLAGS_vgettimeofday.o += -fPIC -include $(c-gettimeofday-y)
>>@@ -40,6 +46,12 @@ endif
>>  CFLAGS_REMOVE_vgettimeofday.o = $(CC_FLAGS_FTRACE) $(CC_FLAGS_SCS)
>>  CFLAGS_REMOVE_hwprobe.o = $(CC_FLAGS_FTRACE) $(CC_FLAGS_SCS)
>>+# Disable profiling and instrumentation for VDSO code
>>+GCOV_PROFILE := n
>>+KCOV_INSTRUMENT := n
>>+KASAN_SANITIZE := n
>>+UBSAN_SANITIZE := n
>
>
>So I looked into this and it seems it is not needed. All the profilers 
>above only add their corresponding "clags" if the object 
>"is-kernel-object" (https://elixir.bootlin.com/linux/v6.14-rc6/source/scripts/Makefile.lib#L147) 
>which is not the case for hwprobe.c since it is not added to obj-y.

Noted. Will remove it.

>
>
>>+
>>  # Force dependency
>>  $(obj)/vdso.o: $(obj)/vdso.so
>>diff --git a/arch/riscv/kernel/vdso/flush_icache.S b/arch/riscv/kernel/vdso/flush_icache.S
>>index 8f884227e8bc..e4c56970905e 100644
>>--- a/arch/riscv/kernel/vdso/flush_icache.S
>>+++ b/arch/riscv/kernel/vdso/flush_icache.S
>>@@ -5,11 +5,13 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  /* int __vdso_flush_icache(void *start, void *end, unsigned long flags); */
>>  SYM_FUNC_START(__vdso_flush_icache)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  #ifdef CONFIG_SMP
>>  	li a7, __NR_riscv_flush_icache
>>  	ecall
>>@@ -20,3 +22,5 @@ SYM_FUNC_START(__vdso_flush_icache)
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_flush_icache)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/getcpu.S b/arch/riscv/kernel/vdso/getcpu.S
>>index 9c1bd531907f..5c1ecc4e1465 100644
>>--- a/arch/riscv/kernel/vdso/getcpu.S
>>+++ b/arch/riscv/kernel/vdso/getcpu.S
>>@@ -5,14 +5,18 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  /* int __vdso_getcpu(unsigned *cpu, unsigned *node, void *unused); */
>>  SYM_FUNC_START(__vdso_getcpu)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  	/* For now, just do the syscall. */
>>  	li a7, __NR_getcpu
>>  	ecall
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_getcpu)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/rt_sigreturn.S b/arch/riscv/kernel/vdso/rt_sigreturn.S
>>index 3dc022aa8931..e82987dc3739 100644
>>--- a/arch/riscv/kernel/vdso/rt_sigreturn.S
>>+++ b/arch/riscv/kernel/vdso/rt_sigreturn.S
>>@@ -5,12 +5,16 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  	.text
>>  SYM_FUNC_START(__vdso_rt_sigreturn)
>>  	.cfi_startproc
>>  	.cfi_signal_frame
>>+	vdso_lpad
>>  	li a7, __NR_rt_sigreturn
>>  	ecall
>>  	.cfi_endproc
>>  SYM_FUNC_END(__vdso_rt_sigreturn)
>>+
>>+emit_riscv_feature_1_and
>>diff --git a/arch/riscv/kernel/vdso/sys_hwprobe.S b/arch/riscv/kernel/vdso/sys_hwprobe.S
>>index 77e57f830521..f1694451a60c 100644
>>--- a/arch/riscv/kernel/vdso/sys_hwprobe.S
>>+++ b/arch/riscv/kernel/vdso/sys_hwprobe.S
>>@@ -3,13 +3,17 @@
>>  #include <linux/linkage.h>
>>  #include <asm/unistd.h>
>>+#include <asm/assembler.h>
>>  .text
>>  SYM_FUNC_START(riscv_hwprobe)
>>  	.cfi_startproc
>>+	vdso_lpad
>>  	li a7, __NR_riscv_hwprobe
>>  	ecall
>>  	ret
>>  	.cfi_endproc
>>  SYM_FUNC_END(riscv_hwprobe)
>>+
>>+emit_riscv_feature_1_and
>>

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

  reply	other threads:[~2025-04-09 14:28 UTC|newest]

Thread overview: 166+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-03-14 21:39 [PATCH v12 00/28] riscv control-flow integrity for usermode Deepak Gupta
2025-03-14 21:39 ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 01/28] mm: VM_SHADOW_STACK definition for riscv Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-07 15:45   ` Alexandre Ghiti
2025-04-07 15:45     ` Alexandre Ghiti
2025-03-14 21:39 ` [PATCH v12 02/28] dt-bindings: riscv: zicfilp and zicfiss in dt-bindings (extensions.yaml) Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 03/28] riscv: zicfiss / zicfilp enumeration Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-07 15:48   ` Alexandre Ghiti
2025-04-07 15:48     ` Alexandre Ghiti
2025-04-09 14:43     ` Deepak Gupta
2025-04-09 14:43       ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 04/28] riscv: zicfiss / zicfilp extension csr and bit definitions Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 05/28] riscv: usercfi state for task and save/restore of CSR_SSP on trap entry/exit Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08  8:05   ` Alexandre Ghiti
2025-04-08  8:05     ` Alexandre Ghiti
2025-04-10 11:04   ` Radim Krčmář
2025-04-10 11:04     ` Radim Krčmář
2025-04-24  0:00     ` Deepak Gupta
2025-04-24  0:00       ` Deepak Gupta
2025-04-24 11:52       ` Radim Krčmář
2025-04-24 11:52         ` Radim Krčmář
2025-04-24 17:56         ` Deepak Gupta
2025-04-24 17:56           ` Deepak Gupta
2025-04-25 11:27           ` Radim Krčmář
2025-04-25 11:27             ` Radim Krčmář
2025-04-24  0:23     ` Deepak Gupta
2025-04-24  0:23       ` Deepak Gupta
2025-04-24 12:16       ` Radim Krčmář
2025-04-24 12:16         ` Radim Krčmář
2025-04-24 18:03         ` Deepak Gupta
2025-04-24 18:03           ` Deepak Gupta
2025-04-25 11:32           ` Radim Krčmář
2025-04-25 11:32             ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 06/28] riscv/mm : ensure PROT_WRITE leads to VM_READ | VM_WRITE Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08 10:39   ` Alexandre Ghiti
2025-04-08 10:39     ` Alexandre Ghiti
2025-04-10 10:03   ` Radim Krčmář
2025-04-10 10:03     ` Radim Krčmář
2025-04-24  0:45     ` Deepak Gupta
2025-04-24  0:45       ` Deepak Gupta
2025-04-24 12:23       ` Radim Krčmář
2025-04-24 12:23         ` Radim Krčmář
2025-04-24 12:43         ` Arnd Bergmann
2025-04-24 12:43           ` Arnd Bergmann
2025-03-14 21:39 ` [PATCH v12 07/28] riscv mm: manufacture shadow stack pte Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 08/28] riscv mmu: teach pte_mkwrite to manufacture shadow stack PTEs Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 09/28] riscv mmu: write protect and shadow stack Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 10/28] riscv/mm: Implement map_shadow_stack() syscall Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-07  4:50   ` Zong Li
2025-04-07  4:50     ` Zong Li
2025-04-09 14:19     ` Deepak Gupta
2025-04-09 14:19       ` Deepak Gupta
2025-04-10  9:56   ` Radim Krčmář
2025-04-10  9:56     ` Radim Krčmář
2025-04-24  3:16     ` Deepak Gupta
2025-04-24  3:16       ` Deepak Gupta
2025-04-24 12:51       ` Radim Krčmář
2025-04-24 12:51         ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 11/28] riscv/shstk: If needed allocate a new shadow stack on clone Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08 10:51   ` Alexandre Ghiti
2025-04-08 10:51     ` Alexandre Ghiti
2025-04-09 14:31     ` Deepak Gupta
2025-04-09 14:31       ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 12/28] riscv: Implements arch agnostic shadow stack prctls Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-17  1:29   ` Zong Li
2025-03-17  1:29     ` Zong Li
2025-04-10  9:45   ` Radim Krčmář
2025-04-10  9:45     ` Radim Krčmář
2025-04-24  4:44     ` Deepak Gupta
2025-04-24  4:44       ` Deepak Gupta
2025-04-24 13:36       ` Radim Krčmář
2025-04-24 13:36         ` Radim Krčmář
2025-04-24 18:16         ` Deepak Gupta
2025-04-24 18:16           ` Deepak Gupta
2025-04-25 11:42           ` Radim Krčmář
2025-04-25 11:42             ` Radim Krčmář
2025-04-25 16:39             ` Deepak Gupta
2025-04-25 16:39               ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 13/28] prctl: arch-agnostic prctl for indirect branch tracking Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-17  1:29   ` Zong Li
2025-03-17  1:29     ` Zong Li
2025-04-09  8:03   ` Alexandre Ghiti
2025-04-09  8:03     ` Alexandre Ghiti
2025-04-09 14:26     ` Deepak Gupta
2025-04-09 14:26       ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 14/28] riscv: Implements arch agnostic indirect branch tracking prctls Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-17  1:29   ` Zong Li
2025-03-17  1:29     ` Zong Li
2025-03-14 21:39 ` [PATCH v12 15/28] riscv/traps: Introduce software check exception Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 16/28] riscv: signal: abstract header saving for setup_sigcontext Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 17/28] riscv/signal: save and restore of shadow stack for signal Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-10  8:49   ` Radim Krčmář
2025-04-10  8:49     ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 18/28] riscv/kernel: update __show_regs to print shadow stack register Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 19/28] riscv/ptrace: riscv cfi status and state via ptrace and in core files Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-20 22:24   ` Radim Krčmář
2025-03-20 22:24     ` Radim Krčmář
2025-03-20 23:09     ` Deepak Gupta
2025-03-20 23:09       ` Deepak Gupta
2025-03-21  7:22       ` Radim Krčmář
2025-03-21  7:22         ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 20/28] riscv/hwprobe: zicfilp / zicfiss enumeration in hwprobe Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 21/28] riscv: Add Firmware Feature SBI extensions definitions Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 22/28] riscv: enable kernel access to shadow stack memory via FWFT sbi call Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-20 22:10   ` Radim Krčmář
2025-03-20 22:10     ` Radim Krčmář
2025-03-20 22:42     ` Deepak Gupta
2025-03-20 22:42       ` Deepak Gupta
2025-03-21  7:35       ` Radim Krčmář
2025-03-21  7:35         ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 23/28] riscv: kernel command line option to opt out of user cfi Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-20 21:35   ` Radim Krčmář
2025-03-20 21:35     ` Radim Krčmář
2025-03-20 22:31     ` Deepak Gupta
2025-03-20 22:31       ` Deepak Gupta
2025-03-21  7:31       ` Radim Krčmář
2025-03-21  7:31         ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 24/28] arch/riscv: compile vdso with landing pad Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08 12:45   ` Alexandre Ghiti
2025-04-08 12:45     ` Alexandre Ghiti
2025-04-09 14:28     ` Deepak Gupta [this message]
2025-04-09 14:28       ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 25/28] riscv: create a config for shadow stack and landing pad instr support Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-03-20 21:25   ` Radim Krčmář
2025-03-20 21:25     ` Radim Krčmář
2025-03-20 22:29     ` Deepak Gupta
2025-03-20 22:29       ` Deepak Gupta
2025-03-21  7:51       ` Radim Krčmář
2025-03-21  7:51         ` Radim Krčmář
2025-03-14 21:39 ` [PATCH v12 26/28] riscv: Documentation for landing pad / indirect branch tracking Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08  8:36   ` Alexandre Ghiti
2025-04-08  8:36     ` Alexandre Ghiti
2025-03-14 21:39 ` [PATCH v12 27/28] riscv: Documentation for shadow stack on riscv Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta
2025-04-08  8:48   ` Alexandre Ghiti
2025-04-08  8:48     ` Alexandre Ghiti
2025-04-10  5:24     ` Deepak Gupta
2025-04-10  5:24       ` Deepak Gupta
2025-03-14 21:39 ` [PATCH v12 28/28] kselftest/riscv: kselftest for user mode cfi Deepak Gupta
2025-03-14 21:39   ` Deepak Gupta

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Z_aEAWFnNYMhEYaq@debug.ba.rivosinc.com \
    --to=debug@rivosinc.com \
    --cc=Liam.Howlett@oracle.com \
    --cc=akpm@linux-foundation.org \
    --cc=alex@ghiti.fr \
    --cc=alexghiti@rivosinc.com \
    --cc=alistair.francis@wdc.com \
    --cc=andybnac@gmail.com \
    --cc=aou@eecs.berkeley.edu \
    --cc=arnd@arndb.de \
    --cc=atishp@rivosinc.com \
    --cc=bp@alien8.de \
    --cc=brauner@kernel.org \
    --cc=broonie@kernel.org \
    --cc=charlie@rivosinc.com \
    --cc=cleger@rivosinc.com \
    --cc=conor+dt@kernel.org \
    --cc=conor@kernel.org \
    --cc=corbet@lwn.net \
    --cc=dave.hansen@linux.intel.com \
    --cc=devicetree@vger.kernel.org \
    --cc=ebiederm@xmission.com \
    --cc=evan@rivosinc.com \
    --cc=hpa@zytor.com \
    --cc=jannh@google.com \
    --cc=jim.shu@sifive.com \
    --cc=kees@kernel.org \
    --cc=kito.cheng@sifive.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arch@vger.kernel.org \
    --cc=linux-doc@vger.kernel.org \
    --cc=linux-fsdevel@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-kselftest@vger.kernel.org \
    --cc=linux-mm@kvack.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=lorenzo.stoakes@oracle.com \
    --cc=mingo@redhat.com \
    --cc=oleg@redhat.com \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=peterz@infradead.org \
    --cc=richard.henderson@linaro.org \
    --cc=rick.p.edgecombe@intel.com \
    --cc=robh@kernel.org \
    --cc=samitolvanen@google.com \
    --cc=shuah@kernel.org \
    --cc=tglx@linutronix.de \
    --cc=vbabka@suse.cz \
    --cc=x86@kernel.org \
    --cc=zong.li@sifive.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.