From: Sergii Dmytruk <sergii.dmytruk@3mdeb.com>
To: Andrew Cooper <andrew.cooper3@citrix.com>
Cc: xen-devel@lists.xenproject.org,
"Anthony PERARD" <anthony.perard@vates.tech>,
"Michal Orzel" <michal.orzel@amd.com>,
"Jan Beulich" <jbeulich@suse.com>,
"Julien Grall" <julien@xen.org>,
"Roger Pau Monné" <roger.pau@citrix.com>,
"Stefano Stabellini" <sstabellini@kernel.org>,
trenchboot-devel@googlegroups.com
Subject: Re: [PATCH 10/21] lib/sha256.c: add file
Date: Wed, 23 Apr 2025 01:20:27 +0300 [thread overview]
Message-ID: <aAgWK7GhHw3oFel-@MjU3Nj> (raw)
In-Reply-To: <233f9fd0-b531-4373-998e-1e7295357ae2@citrix.com>
On Tue, Apr 22, 2025 at 04:37:10PM +0100, Andrew Cooper wrote:
> On 22/04/2025 4:06 pm, Sergii Dmytruk wrote:
> > xen/include/xen/sha256.h | 12 ++
> > xen/lib/Makefile | 1 +
> > xen/lib/sha256.c | 238 +++++++++++++++++++++++++++++++++++++++
> > 3 files changed, 251 insertions(+)
> > create mode 100644 xen/include/xen/sha256.h
> > create mode 100644 xen/lib/sha256.c
>
> I added SHA2 a little while back, derived from the Trenchboot tree.
>
> See 372af524411f5a013bcb0b117073d8d07c026563 (and a few follow-up fixes).
>
> It should have everything needed, but we can adjust if necessary.
>
> We need to integrate SHA1 in a similar way. Xen now has various MISRA
> requirements to adhere to, which requires some adjustments, but I can
> advise if it isn't clear from the sha2 work I already did.
>
> ~Andrew
Oh, I actually checked for existing hash implementations before sending
the patches... Need to remove untracked files which made it hard to see
the new file.
Thanks, I think I figured out the modifications you've made for SHA256
and almost done getting rid of macros for SHA1.
next prev parent reply other threads:[~2025-04-22 22:20 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-22 15:06 [PATCH 00/21] x86: Trenchboot Secure Launch DRTM (Xen) Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 01/21] x86/include/asm/intel_txt.h: constants and accessors for TXT registers and heap Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 02/21] include/xen/slr_table.h: Secure Launch Resource Table definitions Sergii Dmytruk
2025-04-22 20:23 ` Andrew Cooper
2025-04-23 14:40 ` Sergii Dmytruk
2025-04-22 20:46 ` ross.philipson
2025-04-23 14:47 ` Sergii Dmytruk
2025-04-23 17:33 ` ross.philipson
2025-04-22 15:06 ` [PATCH 03/21] x86/boot: add MLE header and new entry point Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 04/21] x86/boot/slaunch_early: implement early initialization Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 05/21] x86/boot/slaunch_early: early TXT checks and boot data retrieval Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 06/21] xen/arch/x86: reserve TXT memory Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 07/21] x86/mtrr: expose functions for pausing caching Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 08/21] x86/intel_txt.c: restore boot MTRRs Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 09/21] lib/sha1.c: add file Sergii Dmytruk
2025-04-22 15:36 ` Jan Beulich
2025-04-22 22:15 ` Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 10/21] lib/sha256.c: " Sergii Dmytruk
2025-04-22 15:37 ` Andrew Cooper
2025-04-22 22:20 ` Sergii Dmytruk [this message]
2025-04-22 15:39 ` Jan Beulich
2025-04-22 15:06 ` [PATCH 11/21] x86/tpm.c: code for early hashing and extending PCRs (for TPM1.2) Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 12/21] x86/tpm.c: support extending PCRs of TPM2.0 Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 13/21] x86/hvm: Check for VMX in SMX when slaunch active Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 14/21] x86/tpm.c: implement event log for TPM2.0 Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 15/21] x86/boot: choose AP stack based on APIC ID Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 16/21] x86/smpboot.c: TXT AP bringup Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 17/21] arch/x86: process DRTM policy Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 18/21] x86/boot: find MBI and SLRT on AMD Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 19/21] arch/x86: support slaunch with AMD SKINIT Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 20/21] x86/slaunch: support EFI boot Sergii Dmytruk
2025-04-22 15:06 ` [PATCH 21/21] x86/cpu: report SMX, TXT and SKINIT capabilities Sergii Dmytruk
2025-04-22 15:23 ` [PATCH 00/21] x86: Trenchboot Secure Launch DRTM (Xen) Jan Beulich
2025-04-22 18:33 ` Sergii Dmytruk
2025-04-22 17:14 ` Andrew Cooper
2025-04-22 19:01 ` Nicola Vetrini
2025-04-23 13:38 ` Andrew Cooper
2025-04-23 18:45 ` Sergii Dmytruk
2025-04-23 20:11 ` Nicola Vetrini
2025-04-23 21:53 ` Sergii Dmytruk
2025-04-24 10:54 ` Nicola Vetrini
2025-04-24 18:14 ` Sergii Dmytruk
2025-04-23 22:43 ` Andrew Cooper
2025-04-24 18:47 ` Sergii Dmytruk
2025-04-24 18:51 ` Andrew Cooper
2025-04-25 13:33 ` Sergii Dmytruk
2025-04-23 18:59 ` Daniel P. Smith
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aAgWK7GhHw3oFel-@MjU3Nj \
--to=sergii.dmytruk@3mdeb.com \
--cc=andrew.cooper3@citrix.com \
--cc=anthony.perard@vates.tech \
--cc=jbeulich@suse.com \
--cc=julien@xen.org \
--cc=michal.orzel@amd.com \
--cc=roger.pau@citrix.com \
--cc=sstabellini@kernel.org \
--cc=trenchboot-devel@googlegroups.com \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.