Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: Manasi Navare <manasi.d.navare@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✓ Fi.CI.BAT: success for series starting with [CI,01/19] drm/dsc: Define Display Stream Compression PPS infoframe
Date: Sat, 03 Nov 2018 04:22:23 -0000	[thread overview]
Message-ID: <20181103042223.3495.80284@emeril.freedesktop.org> (raw)
In-Reply-To: <20181103034932.26493-1-manasi.d.navare@intel.com>

== Series Details ==

Series: series starting with [CI,01/19] drm/dsc: Define Display Stream Compression PPS infoframe
URL   : https://patchwork.freedesktop.org/series/51997/
State : success

== Summary ==

= CI Bug Log - changes from CI_DRM_5083 -> Patchwork_10721 =

== Summary - SUCCESS ==

  No regressions found.

  External URL: https://patchwork.freedesktop.org/api/1.0/series/51997/revisions/1/mbox/

== Known issues ==

  Here are the changes found in Patchwork_10721 that come from known issues:

  === IGT changes ===

    ==== Issues hit ====

    igt@kms_pipe_crc_basic@nonblocking-crc-pipe-a:
      fi-byt-clapper:     PASS -> FAIL (fdo#107362)

    
    ==== Possible fixes ====

    igt@gem_exec_suspend@basic-s4-devices:
      fi-blb-e6850:       INCOMPLETE (fdo#107718) -> PASS

    igt@kms_flip@basic-flip-vs-dpms:
      fi-skl-6700hq:      DMESG-WARN (fdo#105998) -> PASS

    igt@kms_frontbuffer_tracking@basic:
      fi-byt-clapper:     FAIL (fdo#103167) -> PASS

    
    ==== Warnings ====

    igt@drv_selftest@live_contexts:
      fi-icl-u2:          INCOMPLETE (fdo#108315) -> DMESG-FAIL (fdo#108569)

    
  fdo#103167 https://bugs.freedesktop.org/show_bug.cgi?id=103167
  fdo#105998 https://bugs.freedesktop.org/show_bug.cgi?id=105998
  fdo#107362 https://bugs.freedesktop.org/show_bug.cgi?id=107362
  fdo#107718 https://bugs.freedesktop.org/show_bug.cgi?id=107718
  fdo#108315 https://bugs.freedesktop.org/show_bug.cgi?id=108315
  fdo#108569 https://bugs.freedesktop.org/show_bug.cgi?id=108569


== Participating hosts (50 -> 45) ==

  Missing    (5): fi-ilk-m540 fi-hsw-4200u fi-byt-squawks fi-bsw-cyan fi-ctg-p8600 


== Build changes ==

    * Linux: CI_DRM_5083 -> Patchwork_10721

  CI_DRM_5083: a4e9f377a9b50521b5a07c544c97f67e3338f2c3 @ git://anongit.freedesktop.org/gfx-ci/linux
  IGT_4706: 5421c73a7db3cfaa85ab24325fe6e898cbb27fb3 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
  Patchwork_10721: 64bb1ef628e8d7a30c1114e92be96158053bdd8d @ git://anongit.freedesktop.org/gfx-ci/linux


== Linux commits ==

64bb1ef628e8 drm/i915/dsc: Add Per connector debugfs node for DSC support/enable
9e778cbe005f drm/i915/dsc: Enable and disable appropriate power wells for VDSC
2a5b79ad1d98 drm/i915/dp: Disable DSC in source by disabling DSS CTL bits
a92c77c255c1 drm/i915/dp: Configure Display stream splitter registers during DSC enable
60aae01038ed drm/i915/dp: Populate DSC PPS SDP and send PPS infoframes
093a1a6e72a0 drm/i915/dp: Use the existing write_infoframe() for DSC PPS SDPs
55228524d5aa drm/i915/dp: Configure i915 Picture parameter Set registers during DSC enabling
3ff059cd1079 drm/i915/dsc: Add a power domain for VDSC on eDP/MIPI DSI
6d3d7696244f drm/i915/dp: Enable/Disable DSC in DP Sink
d30d485fbaa5 drm/i915/dsc: Compute Rate Control parameters for DSC
a11590e2c032 drm/i915/dsc: Define & Compute VESA DSC params
7f3efca7e47a drm/i915/dp: Do not enable PSR2 if DSC is enabled
476f87616dbe drm/i915/dp: Compute DSC pipe config in atomic check
d16ba85051ec drm/i915/dp: Add DSC params and DSC config to intel_crtc_state
16ed1feab6af drm/dsc: Define the DSC 1.1 and 1.2 Line Buffer depth constants
2fdfc3121810 drm/dsc: Add helpers for DSC picture parameter set infoframes
9e8cbea7c63a drm/dsc: Define Rate Control values that do not change over configurations
c5a2fc29ad7f drm/dsc: Define VESA Display Stream Compression Capabilities
e904fd188f2c drm/dsc: Define Display Stream Compression PPS infoframe

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_10721/issues.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2018-11-03  4:22 UTC|newest]

Thread overview: 23+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-11-03  3:49 [CI 01/19] drm/dsc: Define Display Stream Compression PPS infoframe Manasi Navare
2018-11-03  3:49 ` [CI 02/19] drm/dsc: Define VESA Display Stream Compression Capabilities Manasi Navare
2018-11-03  3:49 ` [CI 03/19] drm/dsc: Define Rate Control values that do not change over configurations Manasi Navare
2018-11-03  3:49 ` [CI 04/19] drm/dsc: Add helpers for DSC picture parameter set infoframes Manasi Navare
2018-11-03  3:49 ` [CI 05/19] drm/dsc: Define the DSC 1.1 and 1.2 Line Buffer depth constants Manasi Navare
2018-11-03  3:49 ` [CI 06/19] drm/i915/dp: Add DSC params and DSC config to intel_crtc_state Manasi Navare
2018-11-03  3:49 ` [CI 07/19] drm/i915/dp: Compute DSC pipe config in atomic check Manasi Navare
2018-11-03  3:49 ` [CI 08/19] drm/i915/dp: Do not enable PSR2 if DSC is enabled Manasi Navare
2018-11-03  3:49 ` [CI 09/19] drm/i915/dsc: Define & Compute VESA DSC params Manasi Navare
2018-11-03  3:49 ` [CI 10/19] drm/i915/dsc: Compute Rate Control parameters for DSC Manasi Navare
2018-11-03  3:49 ` [CI 11/19] drm/i915/dp: Enable/Disable DSC in DP Sink Manasi Navare
2018-11-03  3:49 ` [CI 12/19] drm/i915/dsc: Add a power domain for VDSC on eDP/MIPI DSI Manasi Navare
2018-11-03  3:49 ` [CI 13/19] drm/i915/dp: Configure i915 Picture parameter Set registers during DSC enabling Manasi Navare
2018-11-03  3:49 ` [CI 14/19] drm/i915/dp: Use the existing write_infoframe() for DSC PPS SDPs Manasi Navare
2018-11-03  3:49 ` [CI 15/19] drm/i915/dp: Populate DSC PPS SDP and send PPS infoframes Manasi Navare
2018-11-03  3:49 ` [CI 16/19] drm/i915/dp: Configure Display stream splitter registers during DSC enable Manasi Navare
2018-11-03  3:49 ` [CI 17/19] drm/i915/dp: Disable DSC in source by disabling DSS CTL bits Manasi Navare
2018-11-03  3:49 ` [CI 18/19] drm/i915/dsc: Enable and disable appropriate power wells for VDSC Manasi Navare
2018-11-03  3:49 ` [CI 19/19] drm/i915/dsc: Add Per connector debugfs node for DSC support/enable Manasi Navare
2018-11-03  3:59 ` ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,01/19] drm/dsc: Define Display Stream Compression PPS infoframe Patchwork
2018-11-03  4:06 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-11-03  4:22 ` Patchwork [this message]
2018-11-03  5:45 ` ✓ Fi.CI.IGT: success " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20181103042223.3495.80284@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=manasi.d.navare@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox