public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v2 35/61] drm/i915: Lock ww in ucode objects correctly
Date: Mon, 12 Oct 2020 16:46:40 +0200	[thread overview]
Message-ID: <20201012144706.555345-36-maarten.lankhorst@linux.intel.com> (raw)
In-Reply-To: <20201012144706.555345-1-maarten.lankhorst@linux.intel.com>

In the ucode functions, the calls are done before userspace runs,
when debugging using debugfs, or when creating semi-permanent mappings;
we can safely use the unlocked versions that does the ww dance for us.

Because there is no pin_pages_unlocked yet, add it as convenience function.

This removes possible lockdep splats about missing resv lock for ucode.

Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
---
 drivers/gpu/drm/i915/gem/i915_gem_object.h |  2 ++
 drivers/gpu/drm/i915/gem/i915_gem_pages.c  | 20 ++++++++++++++++++++
 drivers/gpu/drm/i915/gt/uc/intel_guc.c     |  2 +-
 drivers/gpu/drm/i915/gt/uc/intel_guc_log.c |  4 ++--
 drivers/gpu/drm/i915/gt/uc/intel_huc.c     |  2 +-
 drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c   |  2 +-
 6 files changed, 27 insertions(+), 5 deletions(-)

diff --git a/drivers/gpu/drm/i915/gem/i915_gem_object.h b/drivers/gpu/drm/i915/gem/i915_gem_object.h
index a3a701d849bf..e7236224a29c 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_object.h
+++ b/drivers/gpu/drm/i915/gem/i915_gem_object.h
@@ -336,6 +336,8 @@ i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
 	return __i915_gem_object_get_pages(obj);
 }
 
+int i915_gem_object_pin_pages_unlocked(struct drm_i915_gem_object *obj);
+
 static inline bool
 i915_gem_object_has_pages(struct drm_i915_gem_object *obj)
 {
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_pages.c b/drivers/gpu/drm/i915/gem/i915_gem_pages.c
index 429ec652c394..81b1b560ad18 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_pages.c
+++ b/drivers/gpu/drm/i915/gem/i915_gem_pages.c
@@ -136,6 +136,26 @@ int __i915_gem_object_get_pages(struct drm_i915_gem_object *obj)
 	return err;
 }
 
+int i915_gem_object_pin_pages_unlocked(struct drm_i915_gem_object *obj)
+{
+	struct i915_gem_ww_ctx ww;
+	int err;
+
+	i915_gem_ww_ctx_init(&ww, true);
+retry:
+	err = i915_gem_object_lock(obj, &ww);
+	if (!err)
+		err = i915_gem_object_pin_pages(obj);
+
+	if (err == -EDEADLK) {
+		err = i915_gem_ww_ctx_backoff(&ww);
+		if (!err)
+			goto retry;
+	}
+	i915_gem_ww_ctx_fini(&ww);
+	return err;
+}
+
 /* Immediately discard the backing storage */
 void i915_gem_object_truncate(struct drm_i915_gem_object *obj)
 {
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_guc.c b/drivers/gpu/drm/i915/gt/uc/intel_guc.c
index e4aaa5f29796..ecdd3b4f1a32 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_guc.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_guc.c
@@ -712,7 +712,7 @@ int intel_guc_allocate_and_map_vma(struct intel_guc *guc, u32 size,
 	if (IS_ERR(vma))
 		return PTR_ERR(vma);
 
-	vaddr = i915_gem_object_pin_map(vma->obj, I915_MAP_WB);
+	vaddr = i915_gem_object_pin_map_unlocked(vma->obj, I915_MAP_WB);
 	if (IS_ERR(vaddr)) {
 		i915_vma_unpin_and_release(&vma, 0);
 		return PTR_ERR(vaddr);
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_guc_log.c b/drivers/gpu/drm/i915/gt/uc/intel_guc_log.c
index 9bbe8a795cb8..8dc8678e7ab0 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_guc_log.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_guc_log.c
@@ -335,7 +335,7 @@ static int guc_log_map(struct intel_guc_log *log)
 	 * buffer pages, so that we can directly get the data
 	 * (up-to-date) from memory.
 	 */
-	vaddr = i915_gem_object_pin_map(log->vma->obj, I915_MAP_WC);
+	vaddr = i915_gem_object_pin_map_unlocked(log->vma->obj, I915_MAP_WC);
 	if (IS_ERR(vaddr))
 		return PTR_ERR(vaddr);
 
@@ -744,7 +744,7 @@ int intel_guc_log_dump(struct intel_guc_log *log, struct drm_printer *p,
 	if (!obj)
 		return 0;
 
-	map = i915_gem_object_pin_map(obj, I915_MAP_WC);
+	map = i915_gem_object_pin_map_unlocked(obj, I915_MAP_WC);
 	if (IS_ERR(map)) {
 		DRM_DEBUG("Failed to pin object\n");
 		drm_puts(p, "(log data unaccessible)\n");
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_huc.c b/drivers/gpu/drm/i915/gt/uc/intel_huc.c
index 65eeb44b397d..2126dd81ac38 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_huc.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_huc.c
@@ -82,7 +82,7 @@ static int intel_huc_rsa_data_create(struct intel_huc *huc)
 	if (IS_ERR(vma))
 		return PTR_ERR(vma);
 
-	vaddr = i915_gem_object_pin_map(vma->obj, I915_MAP_WB);
+	vaddr = i915_gem_object_pin_map_unlocked(vma->obj, I915_MAP_WB);
 	if (IS_ERR(vaddr)) {
 		i915_vma_unpin_and_release(&vma, 0);
 		return PTR_ERR(vaddr);
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
index 80e8b6c3bc8c..bf4835a66ad8 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
@@ -541,7 +541,7 @@ int intel_uc_fw_init(struct intel_uc_fw *uc_fw)
 	if (!intel_uc_fw_is_available(uc_fw))
 		return -ENOEXEC;
 
-	err = i915_gem_object_pin_pages(uc_fw->obj);
+	err = i915_gem_object_pin_pages_unlocked(uc_fw->obj);
 	if (err) {
 		DRM_DEBUG_DRIVER("%s fw pin-pages err=%d\n",
 				 intel_uc_fw_type_repr(uc_fw->type), err);
-- 
2.28.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2020-10-12 14:47 UTC|newest]

Thread overview: 68+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-10-12 14:46 [Intel-gfx] [PATCH v2 00/61] drm/i915: Remove obj->mm.lock! Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 01/61] drm/i915: Move cmd parser pinning to execbuffer Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 02/61] drm/i915: Add missing -EDEADLK handling to execbuf pinning Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 03/61] drm/i915: Do not share hwsp across contexts any more, v3 Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 04/61] drm/i915: Ensure we hold the object mutex in pin correctly Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 05/61] drm/i915: Add gem object locking to madvise Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 06/61] drm/i915: Move HAS_STRUCT_PAGE to obj->flags Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 07/61] drm/i915: Rework struct phys attachment handling Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 08/61] drm/i915: Convert i915_gem_object_attach_phys() to ww locking Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 09/61] drm/i915: make lockdep slightly happier about execbuf Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 10/61] drm/i915: Disable userptr pread/pwrite support Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 11/61] drm/i915: No longer allow exporting userptr through dma-buf Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 12/61] drm/i915: Reject more ioctls for userptr Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 13/61] drm/i915: Reject UNSYNCHRONIZED " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 14/61] drm/i915: Fix userptr so we do not have to worry about obj->mm.lock, v2 Maarten Lankhorst
2020-10-12 17:05   ` Thomas Hellström (Intel)
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 15/61] drm/i915: Flatten obj->mm.lock Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 16/61] drm/i915: Pin timeline map after first timeline pin, v2 Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 17/61] drm/i915: Populate logical context during first pin Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 18/61] drm/i915: Make ring submission compatible with obj->mm.lock removal, v2 Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 19/61] drm/i915: Handle ww locking in init_status_page Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 20/61] drm/i915: Rework clflush to work correctly without obj->mm.lock Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 21/61] drm/i915: Pass ww ctx to intel_pin_to_display_plane Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 22/61] drm/i915: Add object locking to vm_fault_cpu Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 23/61] drm/i915: Move pinning to inside engine_wa_list_verify() Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 24/61] drm/i915: Take reservation lock around i915_vma_pin Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 25/61] drm/i915: Make intel_init_workaround_bb more compatible with ww locking Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 26/61] drm/i915: Make __engine_unpark() " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 27/61] drm/i915: Take obj lock around set_domain ioctl Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 28/61] drm/i915: Defer pin calls in buffer pool until first use by caller Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 29/61] drm/i915: Fix pread/pwrite to work with new locking rules Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 30/61] drm/i915: Fix workarounds selftest, part 1 Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 31/61] drm/i915: Prepare for obj->mm.lock removal Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 32/61] drm/i915: Add igt_spinner_pin() to allow for ww locking around spinner Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 33/61] drm/i915: Add ww locking around vm_access() Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 34/61] drm/i915: Increase ww locking for perf Maarten Lankhorst
2020-10-12 14:46 ` Maarten Lankhorst [this message]
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 36/61] drm/i915: Add ww locking to dma-buf ops Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 37/61] drm/i915: Add missing ww lock in intel_dsb_prepare Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 38/61] drm/i915: Fix ww locking in shmem_create_from_object Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 39/61] drm/i915: Use a single page table lock for each gtt Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 40/61] drm/i915/selftests: Prepare huge_pages testcases for obj->mm.lock removal Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 41/61] drm/i915/selftests: Prepare client blit " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 42/61] drm/i915/selftests: Prepare coherency tests " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 43/61] drm/i915/selftests: Prepare context " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 44/61] drm/i915/selftests: Prepare dma-buf " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 45/61] drm/i915/selftests: Prepare execbuf " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 46/61] drm/i915/selftests: Prepare mman testcases " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 47/61] drm/i915/selftests: Prepare object tests " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 48/61] drm/i915/selftests: Prepare object blit " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 49/61] drm/i915/selftests: Prepare igt_gem_utils " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 50/61] drm/i915/selftests: Prepare context selftest " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 51/61] drm/i915/selftests: Prepare hangcheck " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 52/61] drm/i915/selftests: Prepare execlists " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 53/61] drm/i915/selftests: Prepare mocs tests " Maarten Lankhorst
2020-10-12 14:46 ` [Intel-gfx] [PATCH v2 54/61] drm/i915/selftests: Prepare ring submission " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 55/61] drm/i915/selftests: Prepare timeline tests " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 56/61] drm/i915/selftests: Prepare i915_request " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 57/61] drm/i915/selftests: Prepare memory region " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 58/61] drm/i915/selftests: Prepare cs engine " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 59/61] drm/i915/selftests: Prepare gtt " Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 60/61] drm/i915: Finally remove obj->mm.lock Maarten Lankhorst
2020-10-12 14:47 ` [Intel-gfx] [PATCH v2 61/61] drm/i915: Keep userpointer bindings if seqcount is unchanged Maarten Lankhorst
2020-10-12 16:45 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Remove obj->mm.lock! (rev2) Patchwork
2020-10-12 16:47 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2020-10-12 16:49 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork
2020-10-12 17:13 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-10-12 19:57 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20201012144706.555345-36-maarten.lankhorst@linux.intel.com \
    --to=maarten.lankhorst@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox