public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
* [Intel-gfx] [PATCH v5 0/1] Introduce new i915 macros for checking PTEs
@ 2021-12-03 17:48 Michael Cheng
  2021-12-03 17:48 ` [Intel-gfx] [PATCH v5 1/1] drm/i915: Introduce new macros for i915 PTE Michael Cheng
                   ` (6 more replies)
  0 siblings, 7 replies; 9+ messages in thread
From: Michael Cheng @ 2021-12-03 17:48 UTC (permalink / raw)
  To: intel-gfx
  Cc: michael.cheng, wayne.boyer, jani.nikula, lucas.demarchi,
	siva.mullati

This series is to introduce new macros generic to i915 for checking 0 and 1 
bits, instead on relying on whats defined by the mmu, since it could 
be different or non-exisitent between different platforms.

v2: Corrected sender's email.

v3: Corrected spelling error.

v4: Clean up a few other macros that are checking 0 and 1 bits. 
Thanks to Lucas De Marchi for suggesting these cleanups. 

v5: Remove changes to GEN6_PTE_VALID/GEN6_PDE_VALID and BYT_PTE_WRITEABLE.
Those macros checks for 32bit PTEs, and our new macro is checking for 64bit.

Michael Cheng (1):
  drm/i915: Introduce new macros for i915 PTE

 drivers/gpu/drm/i915/gt/gen8_ppgtt.c |  6 +++---
 drivers/gpu/drm/i915/gt/intel_ggtt.c |  2 +-
 drivers/gpu/drm/i915/gt/intel_gtt.h  |  3 +++
 drivers/gpu/drm/i915/gvt/gtt.c       | 12 ++++++------
 4 files changed, 13 insertions(+), 10 deletions(-)

-- 
2.25.1


^ permalink raw reply	[flat|nested] 9+ messages in thread
* [Intel-gfx] [PATCH v5 0/1]
@ 2021-12-03 17:42 Michael Cheng
  2021-12-03 17:42 ` [Intel-gfx] [PATCH v5 1/1] drm/i915: Introduce new macros for i915 PTE Michael Cheng
  0 siblings, 1 reply; 9+ messages in thread
From: Michael Cheng @ 2021-12-03 17:42 UTC (permalink / raw)
  To: intel-gfx
  Cc: michael.cheng, wayne.boyer, jani.nikula, lucas.demarchi,
	siva.mullati

This series is to introduce new macros generic to i915 for checking 0 and 1 
bits, instead on relying on whats defined by the mmu, since it could 
be different or non-exisitent between different platforms.

v2: Corrected sender's email.

v3: Corrected spelling error.

v4: Clean up a few other macros that are checking 0 and 1 bits. 
Thanks to Lucas De Marchi for suggesting these cleanups. 

v5: Remove changes to GEN6_PTE_VALID/GEN6_PDE_VALID and BYT_PTE_WRITEABLE.
Those macros checks for 32bit PTEs, and our new macro is checking for 64bit.

Michael Cheng (1):
  drm/i915: Introduce new macros for i915 PTE

 drivers/gpu/drm/i915/gt/gen8_ppgtt.c |  6 +++---
 drivers/gpu/drm/i915/gt/intel_ggtt.c |  2 +-
 drivers/gpu/drm/i915/gt/intel_gtt.h  |  3 +++
 drivers/gpu/drm/i915/gvt/gtt.c       | 12 ++++++------
 4 files changed, 13 insertions(+), 10 deletions(-)

-- 
2.25.1


^ permalink raw reply	[flat|nested] 9+ messages in thread

end of thread, other threads:[~2021-12-06 20:02 UTC | newest]

Thread overview: 9+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2021-12-03 17:48 [Intel-gfx] [PATCH v5 0/1] Introduce new i915 macros for checking PTEs Michael Cheng
2021-12-03 17:48 ` [Intel-gfx] [PATCH v5 1/1] drm/i915: Introduce new macros for i915 PTE Michael Cheng
2021-12-03 21:49 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Introduce new i915 macros for checking PTEs (rev5) Patchwork
2021-12-03 22:23 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-12-04  9:09 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2021-12-06 18:03 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Introduce new i915 macros for checking PTEs (rev6) Patchwork
2021-12-06 18:30 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-12-06 20:02 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
  -- strict thread matches above, loose matches on Subject: below --
2021-12-03 17:42 [Intel-gfx] [PATCH v5 0/1] Michael Cheng
2021-12-03 17:42 ` [Intel-gfx] [PATCH v5 1/1] drm/i915: Introduce new macros for i915 PTE Michael Cheng

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox