From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 05/19] drm/i915: Be irqsafe inside reset
Date: Thu, 17 May 2018 11:27:20 +0100 [thread overview]
Message-ID: <650ecab0-ade6-dc77-e0b5-e1c976924b1a@linux.intel.com> (raw)
In-Reply-To: <20180517074055.14638-5-chris@chris-wilson.co.uk>
On 17/05/2018 08:40, Chris Wilson wrote:
> As we want to be able to call i915_reset_engine and co from a softirq or
Just by glancing i915_reset_engine looks to heavy weight to ever be
callable from softirq/timer context. There is even a flush_workqueue in
there.
> timer context, we need to be irqsafe at all timers. So we have to forgo
> the simple spin_lock_irq for the full spin_lock_irqsave.
>
> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> ---
> drivers/gpu/drm/i915/i915_gem.c | 6 ++++--
> 1 file changed, 4 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c
> index 03874b50ada9..a3885adec78a 100644
> --- a/drivers/gpu/drm/i915/i915_gem.c
> +++ b/drivers/gpu/drm/i915/i915_gem.c
> @@ -3137,15 +3137,17 @@ i915_gem_reset_request(struct intel_engine_cs *engine,
Or you meant to write i915_gem_reset_request / i915_gem_reset_engine in
the commit message?
Regards,
Tvrtko
> */
> request = i915_gem_find_active_request(engine);
> if (request) {
> + unsigned long flags;
> +
> i915_gem_context_mark_innocent(request->gem_context);
> dma_fence_set_error(&request->fence, -EAGAIN);
>
> /* Rewind the engine to replay the incomplete rq */
> - spin_lock_irq(&engine->timeline.lock);
> + spin_lock_irqsave(&engine->timeline.lock, flags);
> request = list_prev_entry(request, link);
> if (&request->link == &engine->timeline.requests)
> request = NULL;
> - spin_unlock_irq(&engine->timeline.lock);
> + spin_unlock_irqrestore(&engine->timeline.lock, flags);
> }
> }
>
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-05-17 10:27 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-17 7:40 [PATCH 01/19] drm/i915: Move request->ctx aside Chris Wilson
2018-05-17 7:40 ` [PATCH 02/19] drm/i915: Move fiddling with engine->last_retired_context Chris Wilson
2018-05-17 7:40 ` [PATCH 03/19] drm/i915: Store a pointer to intel_context in i915_request Chris Wilson
2018-05-17 7:40 ` [PATCH 04/19] drm/i915: Pull the context->pin_count dec into the common intel_context_unpin Chris Wilson
2018-05-17 10:20 ` Tvrtko Ursulin
2018-05-17 10:35 ` Chris Wilson
2018-05-17 7:40 ` [PATCH 05/19] drm/i915: Be irqsafe inside reset Chris Wilson
2018-05-17 10:27 ` Tvrtko Ursulin [this message]
2018-05-17 10:46 ` Chris Wilson
2018-05-17 7:40 ` [PATCH 06/19] drm/i915: Make intel_engine_dump irqsafe Chris Wilson
2018-05-17 10:28 ` Tvrtko Ursulin
2018-05-17 7:40 ` [PATCH 07/19] drm/i915/execlists: Handle copying default context state for atomic reset Chris Wilson
2018-05-17 10:37 ` Tvrtko Ursulin
2018-05-17 7:40 ` [PATCH 08/19] drm/i915: Allow init_breadcrumbs to be used from irq context Chris Wilson
2018-05-17 10:40 ` Tvrtko Ursulin
2018-05-17 7:40 ` [PATCH 09/19] drm/i915/execlists: HWACK checking superseded checking port[0].count Chris Wilson
2018-05-17 10:55 ` Tvrtko Ursulin
2018-05-17 17:03 ` Chris Wilson
2018-05-17 7:40 ` [PATCH 10/19] drm/i915: Remove USES_GUC_SUBMISSION() pointer chasing from gen8_cs_irq_handler Chris Wilson
2018-05-17 10:58 ` Tvrtko Ursulin
2018-05-17 11:24 ` Chris Wilson
2018-05-17 13:13 ` Tvrtko Ursulin
2018-05-17 7:40 ` [PATCH 11/19] drm/i915/execlists: Double check rpm wakeref Chris Wilson
2018-05-17 11:04 ` Tvrtko Ursulin
2018-05-17 7:40 ` [PATCH 12/19] drm/i915: After reset on sanitization, reset the engine backends Chris Wilson
2018-05-17 7:40 ` [PATCH 13/19] drm/i915/execlists: Reset the CSB head tracking on reset/sanitization Chris Wilson
2018-05-17 7:40 ` [PATCH 14/19] drm/i915/execlists: Pull submit after dequeue under timeline lock Chris Wilson
2018-05-17 7:40 ` [PATCH 15/19] drm/i915/execlists: Process one CSB interrupt at a time Chris Wilson
2018-05-17 7:40 ` [PATCH 16/19] drm/i915/execlists: Unify CSB access pointers Chris Wilson
2018-05-17 7:40 ` [PATCH 17/19] drm/i915/execlists: Process the CSB directly from inside the irq handler Chris Wilson
2018-05-17 7:40 ` [PATCH 18/19] drm/i915/execlists: Direct submission (avoid tasklet/ksoftirqd) Chris Wilson
2018-05-17 13:13 ` Tvrtko Ursulin
2018-05-17 17:07 ` Chris Wilson
2018-05-18 8:06 ` Tvrtko Ursulin
2018-05-18 8:18 ` Chris Wilson
2018-05-18 19:36 ` Chris Wilson
2018-05-18 21:21 ` Chris Wilson
2018-05-17 7:40 ` [PATCH 19/19] drm/i915: Combine gt irq ack/handlers Chris Wilson
2018-05-17 8:01 ` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/19] drm/i915: Move request->ctx aside Patchwork
2018-05-17 8:06 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-05-17 8:16 ` ✓ Fi.CI.BAT: success " Patchwork
2018-05-17 11:05 ` ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=650ecab0-ade6-dc77-e0b5-e1c976924b1a@linux.intel.com \
--to=tvrtko.ursulin@linux.intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox