From: "Hogander, Jouni" <jouni.hogander@intel.com>
To: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
"Manna, Animesh" <animesh.manna@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Cc: "Nikula, Jani" <jani.nikula@intel.com>, "B, Jeevan" <jeevan.b@intel.com>
Subject: Re: [PATCH v7 3/8] drm/i915/lobf: Disintegrate alpm_disable from psr_disable
Date: Tue, 8 Apr 2025 07:51:11 +0000 [thread overview]
Message-ID: <1e1bd37383aa1837afc44f69c4aad332392d2048.camel@intel.com> (raw)
In-Reply-To: <20250403092825.484347-4-animesh.manna@intel.com>
On Thu, 2025-04-03 at 14:58 +0530, Animesh Manna wrote:
> Currently clearing of alpm registers is done through psr_disable()
> which is always not correct, without psr also alpm can exist. So
> dis-integrate alpm_disable() from psr_disable().
>
> v1: Initial version.
> v2:
> - Remove h/w register read from alpm_disable(). [Jani]
>
> Signed-off-by: Animesh Manna <animesh.manna@intel.com>
Reviewed-by: Jouni Högander <jouni.hogander@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_alpm.c | 18
> ++++++++++++++++++
> drivers/gpu/drm/i915/display/intel_alpm.h | 1 +
> drivers/gpu/drm/i915/display/intel_ddi.c | 2 ++
> .../gpu/drm/i915/display/intel_display_types.h | 1 +
> drivers/gpu/drm/i915/display/intel_psr.c | 11 -----------
> 5 files changed, 22 insertions(+), 11 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_alpm.c
> b/drivers/gpu/drm/i915/display/intel_alpm.c
> index 5293cbd02988..5072f87d9c80 100644
> --- a/drivers/gpu/drm/i915/display/intel_alpm.c
> +++ b/drivers/gpu/drm/i915/display/intel_alpm.c
> @@ -367,6 +367,7 @@ void intel_alpm_configure(struct intel_dp
> *intel_dp,
> const struct intel_crtc_state *crtc_state)
> {
> lnl_alpm_configure(intel_dp, crtc_state);
> + intel_dp->alpm_parameters.transcoder = crtc_state-
> >cpu_transcoder;
> }
>
> void intel_alpm_post_plane_update(struct intel_atomic_state *state,
> @@ -442,3 +443,20 @@ void intel_alpm_lobf_debugfs_add(struct
> intel_connector *connector)
> debugfs_create_file("i915_edp_lobf_info", 0444, root,
> connector, &i915_edp_lobf_info_fops);
> }
> +
> +void intel_alpm_disable(struct intel_dp *intel_dp)
> +{
> + struct intel_display *display = to_intel_display(intel_dp);
> + enum transcoder cpu_transcoder = intel_dp-
> >alpm_parameters.transcoder;
> +
> + if (DISPLAY_VER(display) < 20)
> + return;
> +
> + intel_de_rmw(display, ALPM_CTL(display, cpu_transcoder),
> + ALPM_CTL_ALPM_ENABLE | ALPM_CTL_LOBF_ENABLE |
> + ALPM_CTL_ALPM_AUX_LESS_ENABLE, 0);
> +
> + intel_de_rmw(display,
> + PORT_ALPM_CTL(cpu_transcoder),
> + PORT_ALPM_CTL_ALPM_AUX_LESS_ENABLE, 0);
> +}
> diff --git a/drivers/gpu/drm/i915/display/intel_alpm.h
> b/drivers/gpu/drm/i915/display/intel_alpm.h
> index 2f862b0476a8..91f51fb24f98 100644
> --- a/drivers/gpu/drm/i915/display/intel_alpm.h
> +++ b/drivers/gpu/drm/i915/display/intel_alpm.h
> @@ -28,4 +28,5 @@ void intel_alpm_post_plane_update(struct
> intel_atomic_state *state,
> void intel_alpm_lobf_debugfs_add(struct intel_connector *connector);
> bool intel_alpm_aux_wake_supported(struct intel_dp *intel_dp);
> bool intel_alpm_aux_less_wake_supported(struct intel_dp *intel_dp);
> +void intel_alpm_disable(struct intel_dp *intel_dp);
> #endif
> diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c
> b/drivers/gpu/drm/i915/display/intel_ddi.c
> index 56068b2ef964..eecc73cbf73c 100644
> --- a/drivers/gpu/drm/i915/display/intel_ddi.c
> +++ b/drivers/gpu/drm/i915/display/intel_ddi.c
> @@ -35,6 +35,7 @@
> #include "i915_drv.h"
> #include "i915_reg.h"
> #include "icl_dsi.h"
> +#include "intel_alpm.h"
> #include "intel_audio.h"
> #include "intel_audio_regs.h"
> #include "intel_backlight.h"
> @@ -3553,6 +3554,7 @@ static void intel_ddi_disable_dp(struct
> intel_atomic_state *state,
> intel_dp->link_trained = false;
>
> intel_psr_disable(intel_dp, old_crtc_state);
> + intel_alpm_disable(intel_dp);
> intel_edp_backlight_off(old_conn_state);
> /* Disable the decompression in DP Sink */
> intel_dp_sink_disable_decompression(state,
> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h
> b/drivers/gpu/drm/i915/display/intel_display_types.h
> index 367b53a9eae2..0b3d29d42ee2 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> @@ -1805,6 +1805,7 @@ struct intel_dp {
> struct {
> u8 io_wake_lines;
> u8 fast_wake_lines;
> + enum transcoder transcoder;
>
> /* LNL and beyond */
> u8 check_entry_lines;
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c
> b/drivers/gpu/drm/i915/display/intel_psr.c
> index 7ad4a01e0378..1bd2fcd0fa4b 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -2130,17 +2130,6 @@ static void intel_psr_disable_locked(struct
> intel_dp *intel_dp)
> if (intel_dp_is_edp(intel_dp))
> intel_snps_phy_update_psr_power_state(&dp_to_dig_por
> t(intel_dp)->base, false);
>
> - /* Panel Replay on eDP is always using ALPM aux less. */
> - if (intel_dp->psr.panel_replay_enabled &&
> intel_dp_is_edp(intel_dp)) {
> - intel_de_rmw(display, ALPM_CTL(display,
> cpu_transcoder),
> - ALPM_CTL_ALPM_ENABLE |
> - ALPM_CTL_ALPM_AUX_LESS_ENABLE, 0);
> -
> - intel_de_rmw(display,
> - PORT_ALPM_CTL(cpu_transcoder),
> - PORT_ALPM_CTL_ALPM_AUX_LESS_ENABLE, 0);
> - }
> -
> /* Disable PSR on Sink */
> if (!intel_dp->psr.panel_replay_enabled) {
> drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG,
> 0);
next prev parent reply other threads:[~2025-04-08 7:51 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-03 9:28 [PATCH v7 0/8] LOBF enablement fix Animesh Manna
2025-04-03 9:28 ` [PATCH v7 1/8] drm/i915/lobf: Add lobf enablement in post plane update Animesh Manna
2025-04-03 9:28 ` [PATCH v7 2/8] drm/i915/lobf: Add debug print for LOBF Animesh Manna
2025-04-08 7:49 ` Hogander, Jouni
2025-04-08 7:57 ` Manna, Animesh
2025-04-08 7:58 ` Hogander, Jouni
2025-04-03 9:28 ` [PATCH v7 3/8] drm/i915/lobf: Disintegrate alpm_disable from psr_disable Animesh Manna
2025-04-08 7:51 ` Hogander, Jouni [this message]
2025-04-03 9:28 ` [PATCH v7 4/8] drm/i915/lobf: Add fixed refresh rate check in compute_config() Animesh Manna
2025-04-03 9:28 ` [PATCH v7 5/8] drm/i915/lobf: Update lobf if any change in dependent parameters Animesh Manna
2025-04-08 7:54 ` Hogander, Jouni
2025-04-08 8:01 ` Manna, Animesh
2025-04-03 9:28 ` [PATCH v7 6/8] drm/i915/lobf: Add debug interface for lobf Animesh Manna
2025-04-08 8:01 ` Hogander, Jouni
2025-04-03 9:28 ` [PATCH v7 7/8] drm/i915/lobf: Add mutex for alpm update Animesh Manna
2025-04-03 9:28 ` [PATCH v7 8/8] drm/i915/lobf: Check for sink error and disable LOBF Animesh Manna
2025-04-08 8:14 ` Hogander, Jouni
2025-04-03 9:56 ` ✓ CI.Patch_applied: success for LOBF enablement fix (rev6) Patchwork
2025-04-03 9:57 ` ✗ CI.checkpatch: warning " Patchwork
2025-04-03 9:58 ` ✓ CI.KUnit: success " Patchwork
2025-04-03 10:14 ` ✓ CI.Build: " Patchwork
2025-04-03 10:17 ` ✓ CI.Hooks: " Patchwork
2025-04-03 10:18 ` ✗ CI.checksparse: warning " Patchwork
2025-04-03 10:38 ` ✓ Xe.CI.BAT: success " Patchwork
2025-04-03 13:32 ` ✗ Xe.CI.Full: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1e1bd37383aa1837afc44f69c4aad332392d2048.camel@intel.com \
--to=jouni.hogander@intel.com \
--cc=animesh.manna@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=jeevan.b@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox