From: Lucas De Marchi <lucas.demarchi@intel.com>
To: intel-xe@lists.freedesktop.org
Cc: Lucas De Marchi <lucas.demarchi@intel.com>,
Shekhar Chauhan <shekhar.chauhan@intel.com>,
Balasubramani Vivekanandan <balasubramani.vivekanandan@intel.com>,
Matt Roper <matthew.d.roper@intel.com>,
Tejas Upadhyay <tejas.upadhyay@intel.com>,
Gustavo Sousa <gustavo.sousa@intel.com>,
Wang Xin <x.wang@intel.com>,
Niranjana Vishwanathapura <niranjana.vishwanathapura@intel.com>,
Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>,
Fei Yang <fei.yang@intel.com>,
Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>,
S A Muqthyar Ahmed <syed.abdul.muqthyar.ahmed@intel.com>,
Harish Chegondi <harish.chegondi@intel.com>,
Ashutosh Dixit <ashutosh.dixit@intel.com>
Subject: [PATCH v3 00/24] drm/xe: Add Xe3p support
Date: Thu, 16 Oct 2025 19:26:19 -0700 [thread overview]
Message-ID: <20251016-xe3p-v3-0-3dd173a3097a@intel.com> (raw)
This begins the support for the Xe3p arch - it contains generic support
for graphics version 35 and the Xe3p_xpc IP, the Xe3p_LPM IP for media
and support for Nova Lake S (NVL-S), that uses a mix of IPs - the
display side for NVL-S will be submitted separately.
Cc: Shekhar Chauhan <shekhar.chauhan@intel.com>
Cc: Balasubramani Vivekanandan <balasubramani.vivekanandan@intel.com>
Cc: Matt Roper <matthew.d.roper@intel.com>
Cc: Tejas Upadhyay <tejas.upadhyay@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
---
Changes in v3:
- Add more patches for irq refactors as discussed in v2
- Fix vecs irqs from v2
- s/Xe3p_LPM/Xe3p_HPM/ where appropriate
- Some other changes, mentioned in the individual commits
- Link to v2: https://lore.kernel.org/r/20251015-xe3p-v2-0-b9189b3056a2@intel.com
Changes in v2:
- Rebase on latest drm-tip as some interfaces changed like the device
flags location and RTP helper signature
- Drop patches to handle app transient and additional flushes as they
are not currently used
- Drop patches to handle main gam control - they are actually correct,
but having a spec reference to embed in the commit message is
preferred
- Add 2 patches to refactor irq enabling on hw engines so we don blindly
set bits intended for one engine class in another.
- Some other changes, mentioned in the individual commits
- Link to v1: https://lore.kernel.org/r/20251013-xe3p-v1-0-bfb74f038215@intel.com
---
Balasubramani Vivekanandan (3):
drm/xe: Drop CTC_MODE register read
drm/xe/xe3p_lpm: Skip disabling NOA on unsupported IPs
drm/xe/xe3p_xpc: Add Xe3p_XPC IP definition
Dnyaneshwar Bhadane (1):
drm/xe/nvls: Attach MOCS table for NVL-S
Fei Yang (1):
drm/xe/xe3p_xpc: Add L3 bank mask
Harish Chegondi (1):
drm/xe/xe3p: Add xe3p EU stall data format
Lucas De Marchi (6):
drm/xe: Add GT_VER() to check version specific to gt type
drm/xe/irq: Rename fuse mask variables
drm/xe/irq: Split irq mask per engine class
drm/xe/irq: Rename bits used with all engines
drm/xe/irq: Check fuse mask for media engines
drm/xe/xe3p_xpc: Add support for compute walker for non-MSIx
Matt Roper (8):
drm/xe/xe3p_lpm: Handle MCR steering
drm/xe/xe3p: Stop programming RCU_MODE's fixed slice mode setting
drm/xe/xe3p: Determine service copy availability from fuse
drm/xe/nvl: Define NVL-S platform
drm/xe/nvls: Define GuC firmware for NVL-S
drm/xe/xe3p_xpc: Add MCR steering
drm/xe/xe3p_xpc: Skip compression tuning on platforms without flatccs
drm/xe/xe3p_xpc: Setup PAT table
Shekhar Chauhan (2):
drm/xe/xe3: Add support for graphics IP versions 30.04 & 30.05
drm/xe/xe3p: Add support for media IP versions 35.00 & 35.03
Wang Xin (2):
drm/xe: Dump CURRENT_LRCA register
drm/xe/xe3p: Dump CSMQDEBUG register
drivers/gpu/drm/xe/regs/xe_engine_regs.h | 4 ++
drivers/gpu/drm/xe/regs/xe_gt_regs.h | 7 +-
drivers/gpu/drm/xe/regs/xe_irq_regs.h | 8 ++-
drivers/gpu/drm/xe/xe_eu_stall.c | 28 +++++++-
drivers/gpu/drm/xe/xe_gt.h | 6 ++
drivers/gpu/drm/xe/xe_gt_clock.c | 19 -----
drivers/gpu/drm/xe/xe_gt_mcr.c | 67 +++++++++++++++--
drivers/gpu/drm/xe/xe_gt_topology.c | 6 +-
drivers/gpu/drm/xe/xe_gt_types.h | 15 ++++
drivers/gpu/drm/xe/xe_guc_capture.c | 29 +++++++-
drivers/gpu/drm/xe/xe_hw_engine.c | 52 +++++++++++---
drivers/gpu/drm/xe/xe_irq.c | 120 +++++++++++++++++++++----------
drivers/gpu/drm/xe/xe_memirq.c | 4 +-
drivers/gpu/drm/xe/xe_mocs.c | 1 +
drivers/gpu/drm/xe/xe_oa.c | 3 +-
drivers/gpu/drm/xe/xe_pat.c | 96 ++++++++++++++++++++++++-
drivers/gpu/drm/xe/xe_pci.c | 24 +++++++
drivers/gpu/drm/xe/xe_platform_types.h | 1 +
drivers/gpu/drm/xe/xe_rtp.c | 7 ++
drivers/gpu/drm/xe/xe_rtp.h | 12 ++++
drivers/gpu/drm/xe/xe_tuning.c | 9 ++-
drivers/gpu/drm/xe/xe_uc_fw.c | 1 +
drivers/gpu/drm/xe/xe_wa.c | 6 +-
drivers/gpu/drm/xe/xe_wa_oob.rules | 9 +--
include/drm/intel/pciids.h | 9 +++
25 files changed, 448 insertions(+), 95 deletions(-)
base-commit: e919806d9a23ee1c2611792492289a170be4cf9d
change-id: 20251013-xe3p-81bb749e9de0
Lucas De Marchi
next reply other threads:[~2025-10-17 2:27 UTC|newest]
Thread overview: 43+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-17 2:26 Lucas De Marchi [this message]
2025-10-17 2:26 ` [PATCH v3 01/24] drm/xe/xe3: Add support for graphics IP versions 30.04 & 30.05 Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 02/24] drm/xe/xe3p: Add support for media IP versions 35.00 & 35.03 Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 03/24] drm/xe: Drop CTC_MODE register read Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 04/24] drm/xe: Add GT_VER() to check version specific to gt type Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 05/24] drm/xe/xe3p_lpm: Skip disabling NOA on unsupported IPs Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 06/24] drm/xe/xe3p_lpm: Handle MCR steering Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 07/24] drm/xe/xe3p: Stop programming RCU_MODE's fixed slice mode setting Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 08/24] drm/xe/xe3p: Determine service copy availability from fuse Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 09/24] drm/xe: Dump CURRENT_LRCA register Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 10/24] drm/xe/xe3p: Dump CSMQDEBUG register Lucas De Marchi
2025-10-17 15:55 ` Matt Roper
2025-10-21 16:02 ` Summers, Stuart
2025-10-17 2:26 ` [PATCH v3 11/24] drm/xe/nvl: Define NVL-S platform Lucas De Marchi
2025-10-17 13:05 ` Gustavo Sousa
2025-10-17 2:26 ` [PATCH v3 12/24] drm/xe/nvls: Define GuC firmware for NVL-S Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 13/24] drm/xe/nvls: Attach MOCS table " Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 14/24] drm/xe/xe3p_xpc: Add Xe3p_XPC IP definition Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 15/24] drm/xe/xe3p_xpc: Add L3 bank mask Lucas De Marchi
2025-10-17 17:51 ` Matt Roper
2025-10-18 3:18 ` Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 16/24] drm/xe/xe3p_xpc: Add MCR steering Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 17/24] drm/xe/irq: Rename fuse mask variables Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 18/24] drm/xe/irq: Split irq mask per engine class Lucas De Marchi
2025-10-17 16:03 ` Matt Roper
2025-10-17 2:26 ` [PATCH v3 19/24] drm/xe/irq: Rename bits used with all engines Lucas De Marchi
2025-10-17 16:05 ` Matt Roper
2025-10-17 2:26 ` [PATCH v3 20/24] drm/xe/irq: Check fuse mask for media engines Lucas De Marchi
2025-10-17 16:07 ` Matt Roper
2025-10-17 2:26 ` [PATCH v3 21/24] drm/xe/xe3p_xpc: Add support for compute walker for non-MSIx Lucas De Marchi
2025-10-17 17:04 ` Matt Roper
2025-10-17 2:26 ` [PATCH v3 22/24] drm/xe/xe3p_xpc: Skip compression tuning on platforms without flatccs Lucas De Marchi
2025-10-17 2:26 ` [PATCH v3 23/24] drm/xe/xe3p_xpc: Setup PAT table Lucas De Marchi
2025-10-17 11:05 ` Ville Syrjälä
2025-10-17 17:18 ` Matt Roper
2025-10-17 18:09 ` Ville Syrjälä
2025-10-17 20:33 ` Matt Roper
2025-10-17 2:26 ` [PATCH v3 24/24] drm/xe/xe3p: Add xe3p EU stall data format Lucas De Marchi
2025-10-17 2:35 ` ✗ CI.checkpatch: warning for drm/xe: Add Xe3p support (rev3) Patchwork
2025-10-17 2:36 ` ✓ CI.KUnit: success " Patchwork
2025-10-17 3:23 ` ✓ Xe.CI.BAT: " Patchwork
2025-10-18 1:56 ` ✗ Xe.CI.Full: failure " Patchwork
2025-10-19 2:55 ` [PATCH v3 00/24] drm/xe: Add Xe3p support Lucas De Marchi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251016-xe3p-v3-0-3dd173a3097a@intel.com \
--to=lucas.demarchi@intel.com \
--cc=ashutosh.dixit@intel.com \
--cc=balasubramani.vivekanandan@intel.com \
--cc=dnyaneshwar.bhadane@intel.com \
--cc=fei.yang@intel.com \
--cc=gustavo.sousa@intel.com \
--cc=harish.chegondi@intel.com \
--cc=himal.prasad.ghimiray@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=niranjana.vishwanathapura@intel.com \
--cc=shekhar.chauhan@intel.com \
--cc=syed.abdul.muqthyar.ahmed@intel.com \
--cc=tejas.upadhyay@intel.com \
--cc=x.wang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox