LinuxPPC-Dev Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Mahesh J Salgaonkar <mahesh@linux.ibm.com>
To: linuxppc-dev <linuxppc-dev@lists.ozlabs.org>,
	"Ritesh Harjani (IBM)" <ritesh.list@gmail.com>,
	Madhavan Srinivasan <maddy@linux.ibm.com>,
	Nicholas Piggin <npiggin@gmail.com>,
	Praveen K Pandey <praveen@linux.ibm.com>,
	Nikhil Kumar Singh <nikhilks@linux.ibm.com>
Subject: Re: [PATCH v2 3/4] powerpc: Add Power12 architected mode
Date: Wed, 5 Aug 2026 15:02:52 +0530	[thread overview]
Message-ID: <anMDDzxNs8nMuFmJ@linux.ibm.com> (raw)
In-Reply-To: <20260804114608.61661ced-92-amachhiw@linux.ibm.com>

On 2026-08-04 11:50:45 Tue, Amit Machhiwal wrote:
> On 2026/08/04 11:30 AM, Mahesh J Salgaonkar wrote:
> > On 2026-08-04 00:47:49 Tue, Amit Machhiwal wrote:
> > > On 2026/08/03 09:27 PM, Mahesh Salgaonkar wrote:
> > > > From: "Ritesh Harjani (IBM)" <ritesh.list@gmail.com>
> > > > 
> > > > PVR value of 0x0f000008 means we are arch v3.2 compliant (i.e.
> > > > Power12). This is used by phyp and kvm when booting as a pseries guest
> > > > to detect the presence of new Power12 features and to enable the
> > > > appropriate hwcap and facility bits.
> > > > 
> > > > Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
> > > > Signed-off-by: Ritesh Harjani (IBM) <ritesh.list@gmail.com>
> > > > Signed-off-by: Mahesh Salgaonkar <mahesh@linux.ibm.com>
> > > > Tested-by: Praveen K Pandey <praveen@linux.ibm.com>
> > > > Reviewed-by: Nikhil Kumar Singh <nikhilks@linux.ibm.com>
> > > > ---
> > > >  arch/powerpc/include/asm/prom.h           |  1 +
> > > >  arch/powerpc/include/uapi/asm/cputable.h  |  1 +
> > > >  arch/powerpc/kernel/cpu_specs_book3s_64.h | 14 ++++++++++++++
> > > >  arch/powerpc/kernel/prom_init.c           | 12 ++++++++++--
> > > >  4 files changed, 26 insertions(+), 2 deletions(-)
> > > > 
> > > > diff --git a/arch/powerpc/include/asm/prom.h b/arch/powerpc/include/asm/prom.h
> > > > index f4991d10d89ec..cd025c7225ee7 100644
> > > > --- a/arch/powerpc/include/asm/prom.h
> > > > +++ b/arch/powerpc/include/asm/prom.h
> > > > @@ -118,6 +118,7 @@ extern unsigned int boot_cpu_node_count;
> > > >  
> > > >  #define OV1_PPC_3_00		0x80	/* set if we support PowerPC 3.00 */
> > > >  #define OV1_PPC_3_1			0x40	/* set if we support PowerPC 3.1 */
> > > > +#define OV1_PPC_3_2			0x20	/* set if we support PowerPC 3.2 */
> > > 
> > > Minor: OV1_PPC_3_1 and OV1_PPC_3_2 use extra tabs relative to OV1_PPC_3_00.
> > > This is pre-existing style inconsistency in the file (not introduced by
> > > this patch) but new additions should match the surrounding code. Please
> > > consider aligning them.
> > 
> > This is bit tricky. Prior to 3.0 the ISA versions were 2.05, 2.06, 2.07
> > and so on and pre-existing style did make sense. But it looks like from
> > 3.1 the style changed may be for a reason because it can not be written
> > as 3.10 which may create more confusiton. Hence, I plan to stick with
> > the new style which is introduced from 3.1.
> 
> If the extra tab is intentional to maintain visual alignment for the 3.x
> series names, then it make sense. Please feel free to add:

Ouch I missed that. thanks for the catch. Fixing it in v3

> 
> Reviewed-by: Amit Machhiwal <amachhiw@linux.ibm.com>

Thanks for your review.
-Mahesh.

> 
> Thanks,
> Amit
> 
> 

-- 
Mahesh J Salgaonkar


  reply	other threads:[~2026-08-05  9:33 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-03 15:57 [PATCH v2 0/4] Base support for Power12 Mahesh Salgaonkar
2026-08-03 15:57 ` [PATCH v2 1/4] powerpc/pseries: Limit PVR list to 16 entries for CAS negotiation Mahesh Salgaonkar
2026-08-03 18:32   ` Amit Machhiwal
2026-08-04  6:42     ` Mahesh J Salgaonkar
2026-08-03 15:57 ` [PATCH v2 2/4] powerpc: Add Power12 raw mode Mahesh Salgaonkar
2026-08-03 19:10   ` Amit Machhiwal
2026-08-04  5:52     ` Mahesh J Salgaonkar
2026-08-04  6:13       ` Amit Machhiwal
2026-08-03 15:57 ` [PATCH v2 3/4] powerpc: Add Power12 architected mode Mahesh Salgaonkar
2026-08-03 19:17   ` Amit Machhiwal
2026-08-04  6:00     ` Mahesh J Salgaonkar
2026-08-04  6:20       ` Amit Machhiwal
2026-08-05  9:32         ` Mahesh J Salgaonkar [this message]
2026-08-03 15:57 ` [PATCH v2 4/4] powerpc/perf: Add power12 Base Performance Monitoring support Mahesh Salgaonkar
2026-08-03 19:32   ` Amit Machhiwal
2026-08-04  6:34     ` Mahesh J Salgaonkar

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=anMDDzxNs8nMuFmJ@linux.ibm.com \
    --to=mahesh@linux.ibm.com \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=maddy@linux.ibm.com \
    --cc=nikhilks@linux.ibm.com \
    --cc=npiggin@gmail.com \
    --cc=praveen@linux.ibm.com \
    --cc=ritesh.list@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox