All of lore.kernel.org
 help / color / mirror / Atom feed
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Mark Brown <broonie@kernel.org>
Cc: Richard Weinberger <richard@nod.at>,
	 Vignesh Raghavendra <vigneshr@ti.com>,
	 Tudor Ambarus <tudor.ambarus@linaro.org>,
	 Pratyush Yadav <pratyush@kernel.org>,
	 Michael Walle <michael@walle.cc>,
	linux-mtd@lists.infradead.org,  linux-spi@vger.kernel.org,
	 Steam Lin <stlin2@winbond.com>,
	 Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
	Sanjay R Mehta <sanju.mehta@amd.com>,  Han Xu <han.xu@nxp.com>,
	 Conor Dooley <conor.dooley@microchip.com>,
	 Daire McNamara <daire.mcnamara@microchip.com>,
	 Matthias Brugger <matthias.bgg@gmail.com>,
	 AngeloGioacchino Del Regno
	<angelogioacchino.delregno@collabora.com>,
	 Haibo Chen <haibo.chen@nxp.com>,
	 Yogesh Gaur <yogeshgaur.83@gmail.com>,
	 Heiko Stuebner <heiko@sntech.de>,
	 Michal Simek <michal.simek@amd.com>
Subject: Re: [PATCH 02/24] spi: spi-mem: Add a new controller capability
Date: Thu, 07 Nov 2024 11:40:00 +0100	[thread overview]
Message-ID: <871pznqqdb.fsf@bootlin.com> (raw)
In-Reply-To: <586cf617-37ee-4859-a11b-67654d650380@sirena.org.uk> (Mark Brown's message of "Fri, 1 Nov 2024 20:17:33 +0000")


Hi Mark,

Thanks a lot for the testing and sorry for being slow.

On 01/11/2024 at 20:17:33 GMT, Mark Brown <broonie@kernel.org> wrote:

> On Fri, Oct 25, 2024 at 06:14:39PM +0200, Miquel Raynal wrote:
>> There are spi devices with multiple frequency limitations depending on
>> the invoked command. We probably do not want to afford running at the
>> lowest supported frequency all the time, so if we want to get the most
>> of our hardware, we need to allow per-operation frequency limitations.
>
> After applying this patch (I bisected the series) my Avenger96 board
> started failing to probe the SPI NOR flash it has:
>
> [    3.567876] spi-nor spi0.0: probe with driver spi-nor failed with
> error -95

This is an EOPNOTSUPP so maybe there is a new check that is breaking
your board. I checked the hardware manual, they talk about a NOR
flash. Looking at the code, I believe I forgot the SPI-NOR case which
currently does not (yet?) use the op->max_freq parameter.

> Full job:
>
>    https://lava.sirena.org.uk/scheduler/job/925156
>
> I didn't spot anything with the code on a recheck but it's late on a
> Friday so I've not looked too hard.  My other boards are all fine though
> there's limited coverage.

Would you mind testing the series with this change on top and tell me if
that fixes it?

--- a/drivers/spi/spi-mem.c
+++ b/drivers/spi/spi-mem.c
@@ -184,7 +184,7 @@ bool spi_mem_default_supports_op(struct spi_mem *mem,
                        return false;
        }
 
-       if (op->max_freq < mem->spi->max_speed_hz) {
+       if (op->max_freq && op->max_freq < mem->spi->max_speed_hz) {
                if (!spi_mem_controller_is_capable(ctlr, per_op_freq))
                        return false;
        }

I don't know how easy it is for you to make that test with lava, let me
know if you prefer me to send a fixup! patch or even resend the whole
series (but it's a bit big).

Thanks,
Miquèl

______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/

WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Mark Brown <broonie@kernel.org>
Cc: Richard Weinberger <richard@nod.at>,
	 Vignesh Raghavendra <vigneshr@ti.com>,
	 Tudor Ambarus <tudor.ambarus@linaro.org>,
	 Pratyush Yadav <pratyush@kernel.org>,
	 Michael Walle <michael@walle.cc>,
	linux-mtd@lists.infradead.org,  linux-spi@vger.kernel.org,
	 Steam Lin <stlin2@winbond.com>,
	 Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
	Sanjay R Mehta <sanju.mehta@amd.com>,  Han Xu <han.xu@nxp.com>,
	 Conor Dooley <conor.dooley@microchip.com>,
	 Daire McNamara <daire.mcnamara@microchip.com>,
	 Matthias Brugger <matthias.bgg@gmail.com>,
	 AngeloGioacchino Del Regno
	<angelogioacchino.delregno@collabora.com>,
	 Haibo Chen <haibo.chen@nxp.com>,
	 Yogesh Gaur <yogeshgaur.83@gmail.com>,
	 Heiko Stuebner <heiko@sntech.de>,
	 Michal Simek <michal.simek@amd.com>
Subject: Re: [PATCH 02/24] spi: spi-mem: Add a new controller capability
Date: Thu, 07 Nov 2024 11:40:00 +0100	[thread overview]
Message-ID: <871pznqqdb.fsf@bootlin.com> (raw)
In-Reply-To: <586cf617-37ee-4859-a11b-67654d650380@sirena.org.uk> (Mark Brown's message of "Fri, 1 Nov 2024 20:17:33 +0000")


Hi Mark,

Thanks a lot for the testing and sorry for being slow.

On 01/11/2024 at 20:17:33 GMT, Mark Brown <broonie@kernel.org> wrote:

> On Fri, Oct 25, 2024 at 06:14:39PM +0200, Miquel Raynal wrote:
>> There are spi devices with multiple frequency limitations depending on
>> the invoked command. We probably do not want to afford running at the
>> lowest supported frequency all the time, so if we want to get the most
>> of our hardware, we need to allow per-operation frequency limitations.
>
> After applying this patch (I bisected the series) my Avenger96 board
> started failing to probe the SPI NOR flash it has:
>
> [    3.567876] spi-nor spi0.0: probe with driver spi-nor failed with
> error -95

This is an EOPNOTSUPP so maybe there is a new check that is breaking
your board. I checked the hardware manual, they talk about a NOR
flash. Looking at the code, I believe I forgot the SPI-NOR case which
currently does not (yet?) use the op->max_freq parameter.

> Full job:
>
>    https://lava.sirena.org.uk/scheduler/job/925156
>
> I didn't spot anything with the code on a recheck but it's late on a
> Friday so I've not looked too hard.  My other boards are all fine though
> there's limited coverage.

Would you mind testing the series with this change on top and tell me if
that fixes it?

--- a/drivers/spi/spi-mem.c
+++ b/drivers/spi/spi-mem.c
@@ -184,7 +184,7 @@ bool spi_mem_default_supports_op(struct spi_mem *mem,
                        return false;
        }
 
-       if (op->max_freq < mem->spi->max_speed_hz) {
+       if (op->max_freq && op->max_freq < mem->spi->max_speed_hz) {
                if (!spi_mem_controller_is_capable(ctlr, per_op_freq))
                        return false;
        }

I don't know how easy it is for you to make that test with lava, let me
know if you prefer me to send a fixup! patch or even resend the whole
series (but it's a bit big).

Thanks,
Miquèl

  reply	other threads:[~2024-11-07 10:43 UTC|newest]

Thread overview: 142+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-10-25 16:14 [PATCH 00/24] spi-nand/spi-mem DTR support Miquel Raynal
2024-10-25 16:14 ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 01/24] spi: spi-mem: Extend spi-mem operations with a per-operation maximum frequency Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-30 20:52   ` Han Xu
2024-10-30 20:52     ` Han Xu
2024-10-31  6:45     ` Tudor Ambarus
2024-10-31  6:45       ` Tudor Ambarus
2024-11-11 13:07   ` Tudor Ambarus
2024-11-11 13:07     ` Tudor Ambarus
2024-12-13 10:46     ` Miquel Raynal
2024-12-13 10:46       ` Miquel Raynal
2024-12-18  8:07       ` Tudor Ambarus
2024-12-18  8:07         ` Tudor Ambarus
2024-12-18  9:37         ` Miquel Raynal
2024-12-18  9:37           ` Miquel Raynal
2024-12-18 10:03           ` Tudor Ambarus
2024-12-18 10:03             ` Tudor Ambarus
2024-12-18 10:13             ` Tudor Ambarus
2024-12-18 10:13               ` Tudor Ambarus
2024-12-23 19:08               ` Miquel Raynal
2024-12-23 19:08                 ` Miquel Raynal
2024-11-25 16:05   ` Pratyush Yadav
2024-11-25 16:05     ` Pratyush Yadav
2024-10-25 16:14 ` [PATCH 02/24] spi: spi-mem: Add a new controller capability Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-28 21:10   ` Mark Brown
2024-10-28 21:10     ` Mark Brown
2024-11-01 20:17   ` Mark Brown
2024-11-01 20:17     ` Mark Brown
2024-11-07 10:40     ` Miquel Raynal [this message]
2024-11-07 10:40       ` Miquel Raynal
2024-11-07 17:15       ` Mark Brown
2024-11-07 17:15         ` Mark Brown
2024-11-08  8:55         ` Miquel Raynal
2024-11-08  8:55           ` Miquel Raynal
2024-11-08 12:59           ` Mark Brown
2024-11-08 12:59             ` Mark Brown
2024-11-11 13:18   ` Tudor Ambarus
2024-11-11 13:18     ` Tudor Ambarus
2024-12-13 11:00     ` Miquel Raynal
2024-12-13 11:00       ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 03/24] spi: amd: Support per spi-mem operation frequency switches Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 13:36   ` Tudor Ambarus
2024-11-11 13:36     ` Tudor Ambarus
2024-12-13 11:20     ` Miquel Raynal
2024-12-13 11:20       ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 04/24] spi: amlogic-spifc-a1: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 13:42   ` Tudor Ambarus
2024-11-11 13:42     ` Tudor Ambarus
2024-12-13 11:44     ` Miquel Raynal
2024-12-13 11:44       ` Miquel Raynal
2024-12-18  8:09       ` Tudor Ambarus
2024-12-18  8:09         ` Tudor Ambarus
2024-10-25 16:14 ` [PATCH 05/24] spi: cadence-qspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 13:50   ` Tudor Ambarus
2024-11-11 13:50     ` Tudor Ambarus
2024-10-25 16:14 ` [PATCH 06/24] spi: dw: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:05   ` Tudor Ambarus
2024-11-11 14:05     ` Tudor Ambarus
2024-10-25 16:14 ` [PATCH 07/24] spi: fsl-qspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 08/24] spi: microchip-core-qspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 09/24] spi: mt65xx: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 10/24] spi: mxic: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 11/24] spi: nxp-fspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 12/24] spi: rockchip-sfc: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 13/24] spi: spi-sn-f-ospi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 14/24] spi: spi-ti-qspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 15/24] spi: zynq-qspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 16/24] spi: zynqmp-gqspi: " Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 17/24] mtd: spinand: Create distinct fast and slow read from cache variants Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:14   ` Tudor Ambarus
2024-11-11 14:14     ` Tudor Ambarus
2024-10-25 16:14 ` [PATCH 18/24] mtd: spinand: Add an optional frequency to read from cache macros Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:17   ` Tudor Ambarus
2024-11-11 14:17     ` Tudor Ambarus
2024-12-13 11:56     ` Miquel Raynal
2024-12-13 11:56       ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 19/24] mtd: spinand: winbond: Fix the *JW chip definitions Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:27   ` Tudor Ambarus
2024-11-11 14:27     ` Tudor Ambarus
2024-12-18  8:16     ` Tudor Ambarus
2024-12-18  8:16       ` Tudor Ambarus
2024-12-18  9:34       ` Miquel Raynal
2024-12-18  9:34         ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 20/24] spi: spi-mem: Reorder SPI_MEM_OP_CMD internals Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:32   ` Tudor Ambarus
2024-11-11 14:32     ` Tudor Ambarus
2024-12-13 12:05     ` Miquel Raynal
2024-12-13 12:05       ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 21/24] spi: spi-mem: Create macros for DTR operation Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-10-25 16:14 ` [PATCH 22/24] mtd: spinand: Add support for read DTR operations Miquel Raynal
2024-10-25 16:14   ` Miquel Raynal
2024-11-11 14:35   ` Tudor Ambarus
2024-11-11 14:35     ` Tudor Ambarus
2024-12-13 12:08     ` Miquel Raynal
2024-12-13 12:08       ` Miquel Raynal
2024-12-18  8:10       ` Tudor Ambarus
2024-12-18  8:10         ` Tudor Ambarus
2024-10-25 16:15 ` [PATCH 23/24] mtd: spinand: winbond: Add comment about naming Miquel Raynal
2024-10-25 16:15   ` Miquel Raynal
2024-11-11 14:38   ` Tudor Ambarus
2024-11-11 14:38     ` Tudor Ambarus
2024-11-13  9:46     ` Tudor Ambarus
2024-11-13  9:46       ` Tudor Ambarus
2024-12-13 12:25     ` Miquel Raynal
2024-12-13 12:25       ` Miquel Raynal
2024-12-18  8:14       ` Tudor Ambarus
2024-12-18  8:14         ` Tudor Ambarus
2024-12-18  9:33         ` Miquel Raynal
2024-12-18  9:33           ` Miquel Raynal
2024-12-18 10:21           ` Tudor Ambarus
2024-12-18 10:21             ` Tudor Ambarus
2024-10-25 16:15 ` [PATCH 24/24] mtd: spinand: winbond: Add support for DTR operations Miquel Raynal
2024-10-25 16:15   ` Miquel Raynal
2024-11-11 14:40   ` Tudor Ambarus
2024-11-11 14:40     ` Tudor Ambarus
2024-12-23 18:22     ` Miquel Raynal
2024-12-23 18:22       ` Miquel Raynal
2024-12-24  9:38       ` Miquel Raynal
2024-12-24  9:38         ` Miquel Raynal
2025-01-10 15:47 ` (subset) [PATCH 00/24] spi-nand/spi-mem DTR support Mark Brown
2025-01-10 15:47   ` Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=871pznqqdb.fsf@bootlin.com \
    --to=miquel.raynal@bootlin.com \
    --cc=angelogioacchino.delregno@collabora.com \
    --cc=broonie@kernel.org \
    --cc=conor.dooley@microchip.com \
    --cc=daire.mcnamara@microchip.com \
    --cc=haibo.chen@nxp.com \
    --cc=han.xu@nxp.com \
    --cc=heiko@sntech.de \
    --cc=linux-mtd@lists.infradead.org \
    --cc=linux-spi@vger.kernel.org \
    --cc=matthias.bgg@gmail.com \
    --cc=michael@walle.cc \
    --cc=michal.simek@amd.com \
    --cc=pratyush@kernel.org \
    --cc=richard@nod.at \
    --cc=sanju.mehta@amd.com \
    --cc=stlin2@winbond.com \
    --cc=thomas.petazzoni@bootlin.com \
    --cc=tudor.ambarus@linaro.org \
    --cc=vigneshr@ti.com \
    --cc=yogeshgaur.83@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.