From: Jani Nikula <jani.nikula@linux.intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH v3 09/22] drm/i915/bios: Get access to the tail end of the LFP data block
Date: Thu, 07 Apr 2022 20:07:24 +0300 [thread overview]
Message-ID: <87lewg4yb7.fsf@intel.com> (raw)
In-Reply-To: <20220406134002.30761-1-ville.syrjala@linux.intel.com>
On Wed, 06 Apr 2022, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> We need to start parsing stuff from the tail end of the LFP data block.
> This is made awkward by the fact that the fp_timing table has variable
> size. So we must use a bit more finesse to get the tail end, and to
> make sure we allocate enough memory for it to make sure our struct
> representation fits.
>
> v2: Rebase due to the preallocation of BDB blocks
> v3: Rebase due to min_size WARN relocation
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_bios.c | 39 ++++++++++++++++++-
> drivers/gpu/drm/i915/display/intel_vbt_defs.h | 17 ++++++++
> 2 files changed, 55 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_bios.c b/drivers/gpu/drm/i915/display/intel_bios.c
> index d32091dad1b0..9a14d55b636c 100644
> --- a/drivers/gpu/drm/i915/display/intel_bios.c
> +++ b/drivers/gpu/drm/i915/display/intel_bios.c
> @@ -188,7 +188,7 @@ static const struct {
> { .section_id = BDB_LVDS_LFP_DATA_PTRS,
> .min_size = sizeof(struct bdb_lvds_lfp_data_ptrs), },
> { .section_id = BDB_LVDS_LFP_DATA,
> - .min_size = sizeof(struct bdb_lvds_lfp_data), },
> + .min_size = 0, /* special case */ },
> { .section_id = BDB_LVDS_BACKLIGHT,
> .min_size = sizeof(struct bdb_lfp_backlight_data), },
> { .section_id = BDB_LFP_POWER,
> @@ -203,6 +203,23 @@ static const struct {
> .min_size = sizeof(struct bdb_generic_dtd), },
> };
>
> +static size_t lfp_data_min_size(struct drm_i915_private *i915)
> +{
> + const struct bdb_lvds_lfp_data_ptrs *ptrs;
> + size_t size;
> +
> + ptrs = find_section(i915, BDB_LVDS_LFP_DATA_PTRS);
This depends on that block having been initialized before. Maybe the
ordering requirement deserves a comment in bdb_blocks[].
> + if (!ptrs)
> + return 0;
> +
> + size = sizeof(struct bdb_lvds_lfp_data);
Basically that and the struct definition are bogus, though? They assume
a rigid structure. It might be true for some specific platforms, but
generally likely not.
Or we could of course just add a comment about that in intel_vbt_defs.h.
> + if (ptrs->panel_name.table_size)
> + size = max(size, ptrs->panel_name.offset +
> + sizeof(struct bdb_lvds_lfp_data_tail));
> +
> + return size;
> +}
> +
> static bool validate_lfp_data_ptrs(const void *bdb,
> const struct bdb_lvds_lfp_data_ptrs *ptrs)
> {
> @@ -492,6 +509,9 @@ static void init_bdb_blocks(struct drm_i915_private *i915,
> enum bdb_block_id section_id = bdb_blocks[i].section_id;
> size_t min_size = bdb_blocks[i].min_size;
>
> + if (section_id == BDB_LVDS_LFP_DATA)
> + min_size = lfp_data_min_size(i915);
Nitpick, could also leave the "default" min size in bdb_blocks[], have
lfp_data_min_size() return the other value or 0, and have the max()
here. *shrug*
> +
> init_bdb_block(i915, bdb, section_id, min_size);
> }
> }
> @@ -562,6 +582,16 @@ get_lvds_fp_timing(const struct bdb_lvds_lfp_data *data,
> return (const void *)data + ptrs->ptr[index].fp_timing.offset;
> }
>
> +static const struct bdb_lvds_lfp_data_tail *
> +get_lfp_data_tail(const struct bdb_lvds_lfp_data *data,
> + const struct bdb_lvds_lfp_data_ptrs *ptrs)
> +{
> + if (ptrs->panel_name.table_size)
> + return (const void *)data + ptrs->panel_name.offset;
> + else
> + return NULL;
> +}
> +
> /* Parse general panel options */
> static void
> parse_panel_options(struct drm_i915_private *i915)
> @@ -666,6 +696,7 @@ static void
> parse_lfp_data(struct drm_i915_private *i915)
> {
> const struct bdb_lvds_lfp_data *data;
> + const struct bdb_lvds_lfp_data_tail *tail;
> const struct bdb_lvds_lfp_data_ptrs *ptrs;
>
> ptrs = find_section(i915, BDB_LVDS_LFP_DATA_PTRS);
> @@ -678,6 +709,12 @@ parse_lfp_data(struct drm_i915_private *i915)
>
> if (!i915->vbt.lfp_lvds_vbt_mode)
> parse_lfp_panel_dtd(i915, data, ptrs);
> +
> + tail = get_lfp_data_tail(data, ptrs);
> + if (!tail)
> + return;
> +
> + (void)tail;
Mmmkay.
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
> }
>
> static void
> diff --git a/drivers/gpu/drm/i915/display/intel_vbt_defs.h b/drivers/gpu/drm/i915/display/intel_vbt_defs.h
> index e4a11c3e3f3e..64551d206aeb 100644
> --- a/drivers/gpu/drm/i915/display/intel_vbt_defs.h
> +++ b/drivers/gpu/drm/i915/display/intel_vbt_defs.h
> @@ -783,6 +783,23 @@ struct lvds_lfp_panel_name {
> u8 name[13];
> } __packed;
>
> +struct lvds_lfp_black_border {
> + u8 top; /* 227 */
> + u8 bottom; /* 227 */
> + u8 left; /* 238 */
> + u8 right; /* 238 */
> +} __packed;
> +
> +struct bdb_lvds_lfp_data_tail {
> + struct lvds_lfp_panel_name panel_name[16]; /* 156-163? */
> + u16 scaling_enable; /* 187 */
> + u8 seamless_drrs_min_refresh_rate[16]; /* 188 */
> + u8 pixel_overlap_count[16]; /* 208 */
> + struct lvds_lfp_black_border black_border[16]; /* 227 */
> + u16 dual_lfp_port_sync_enable; /* 231 */
> + u16 gpu_dithering_for_banding_artifacts; /* 245 */
> +} __packed;
> +
> /*
> * Block 43 - LFP Backlight Control Data Block
> */
--
Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2022-04-07 17:07 UTC|newest]
Thread overview: 71+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-05 17:33 [Intel-gfx] [PATCH v2 00/22] drm/i915/bios: Rework BDB block handling and PNPID->panel_type matching Ville Syrjala
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 01/22] drm/i915/bios: Use the cached BDB version Ville Syrjala
2022-04-07 10:10 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 02/22] drm/i915/bios: Make copies of VBT data blocks Ville Syrjala
2022-04-06 13:38 ` [Intel-gfx] [PATCH v3 " Ville Syrjala
2022-04-07 10:23 ` Jani Nikula
2022-04-07 11:18 ` Ville Syrjälä
2022-04-07 12:06 ` Jani Nikula
2022-04-07 12:23 ` Ville Syrjälä
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 03/22] drm/i915/bios: Use the copy of the LFP data table always Ville Syrjala
2022-04-07 10:36 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 04/22] drm/i915/bios: Validate LFP data table pointers Ville Syrjala
2022-04-07 16:07 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 05/22] drm/i915/bios: Trust the LFP data pointers Ville Syrjala
2022-04-07 16:12 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 06/22] drm/i915/bios: Validate the panel_name table Ville Syrjala
2022-04-07 16:14 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 07/22] drm/i915/bios: Reorder panel DTD parsing Ville Syrjala
2022-04-07 16:21 ` Jani Nikula
2022-04-08 13:59 ` Ville Syrjälä
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 08/22] drm/i915/bios: Generate LFP data table pointers if the VBT lacks them Ville Syrjala
2022-04-06 13:39 ` [Intel-gfx] [PATCH v3 " Ville Syrjala
2022-04-07 12:24 ` Jani Nikula
2022-04-07 12:29 ` Ville Syrjälä
2022-04-07 16:53 ` Jani Nikula
2022-04-07 18:18 ` Jani Nikula
2022-04-12 8:19 ` Ville Syrjälä
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 09/22] drm/i915/bios: Get access to the tail end of the LFP data block Ville Syrjala
2022-04-06 13:40 ` [Intel-gfx] [PATCH v3 " Ville Syrjala
2022-04-07 17:07 ` Jani Nikula [this message]
2022-04-08 14:04 ` Ville Syrjälä
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 10/22] drm/i915/bios: Assume panel_type==0 if the VBT has bogus data Ville Syrjala
2022-04-07 17:11 ` Jani Nikula
2022-04-05 17:33 ` [Intel-gfx] [PATCH v2 11/22] drm/i915/bios: Split parse_driver_features() into two parts Ville Syrjala
2022-04-07 17:13 ` Jani Nikula
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 12/22] drm/i915/bios: Split VBT parsing to global vs. panel specific parts Ville Syrjala
2022-04-07 17:23 ` Jani Nikula
2022-04-08 14:09 ` Ville Syrjälä
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 13/22] drm/i915/pps: Split PPS init+sanitize in two Ville Syrjala
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 14/22] drm/i915/pps: Reinit PPS delays after VBT has been fully parsed Ville Syrjala
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 15/22] drm/i915/bios: Do panel specific VBT parsing later Ville Syrjala
2022-04-06 19:05 ` [Intel-gfx] [PATCH v4 " Ville Syrjala
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 16/22] drm/i915/bios: Extract get_panel_type() Ville Syrjala
2022-04-07 17:26 ` Jani Nikula
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 17/22] drm/i915/bios: Refactor panel_type code Ville Syrjala
2022-04-07 17:49 ` Jani Nikula
2022-04-08 14:13 ` Ville Syrjälä
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 18/22] drm/i915/bios: Determine panel type via PNPID match Ville Syrjala
2022-04-06 19:09 ` [Intel-gfx] [PATCH v4 " Ville Syrjala
2022-04-07 17:55 ` Jani Nikula
2022-04-08 14:51 ` Ville Syrjälä
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 19/22] drm/i915/bios: Parse the seamless DRRS min refresh rate Ville Syrjala
2022-04-07 17:56 ` Jani Nikula
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 20/22] drm/i915: Respect VBT " Ville Syrjala
2022-04-07 18:01 ` Jani Nikula
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 21/22] drm/edid: Extract drm_edid_decode_mfg_id() Ville Syrjala
2022-04-07 18:02 ` Jani Nikula
2022-04-05 17:34 ` [Intel-gfx] [PATCH v2 22/22] drm/i915/bios: Dump PNPID and panel name Ville Syrjala
2022-04-07 18:07 ` Jani Nikula
2022-04-08 14:52 ` Ville Syrjälä
2022-04-05 22:55 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/bios: Rework BDB block handling and PNPID->panel_type matching Patchwork
2022-04-05 22:57 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-04-05 23:02 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork
2022-04-05 23:27 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2022-04-06 18:17 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/bios: Rework BDB block handling and PNPID->panel_type matching (rev4) Patchwork
2022-04-06 18:19 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-04-06 18:50 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-04-07 0:11 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/bios: Rework BDB block handling and PNPID->panel_type matching (rev6) Patchwork
2022-04-07 0:14 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-04-07 0:44 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-04-07 8:37 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87lewg4yb7.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox