From: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
To: Rex-BC Chen <rex-bc.chen@mediatek.com>,
mturquette@baylibre.com, sboyd@kernel.org
Cc: matthias.bgg@gmail.com, p.zabel@pengutronix.de,
chun-jie.chen@mediatek.com, wenst@chromium.org,
runyang.chen@mediatek.com, linux-kernel@vger.kernel.org,
allen-kh.cheng@mediatek.com, linux-clk@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-mediatek@lists.infradead.org,
Project_Global_Chrome_Upstream_Group@mediatek.com
Subject: Re: [PATCH V2 04/12] clk: mediatek: reset: Merge and revise reset register function
Date: Thu, 21 Apr 2022 11:07:57 +0200 [thread overview]
Message-ID: <a2341eae-3a3a-ca26-8ce7-a4ba9219566c@collabora.com> (raw)
In-Reply-To: <20220420130527.23200-5-rex-bc.chen@mediatek.com>
Il 20/04/22 15:05, Rex-BC Chen ha scritto:
> Merge the reset register function of simple and set_clr into one function.
> - Input the version number to determine which version we will use.
> - Rename reset register function to "mtk_clk_register_rst_ctrl"
>
> Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
> ---
> drivers/clk/mediatek/clk-mt2701-eth.c | 2 +-
> drivers/clk/mediatek/clk-mt2701-g3d.c | 2 +-
> drivers/clk/mediatek/clk-mt2701-hif.c | 2 +-
> drivers/clk/mediatek/clk-mt2701.c | 4 +--
> drivers/clk/mediatek/clk-mt2712.c | 4 +--
> drivers/clk/mediatek/clk-mt7622-eth.c | 2 +-
> drivers/clk/mediatek/clk-mt7622-hif.c | 4 +--
> drivers/clk/mediatek/clk-mt7622.c | 4 +--
> drivers/clk/mediatek/clk-mt7629-eth.c | 2 +-
> drivers/clk/mediatek/clk-mt7629-hif.c | 4 +--
> drivers/clk/mediatek/clk-mt8135.c | 4 +--
> drivers/clk/mediatek/clk-mt8173.c | 4 +--
> drivers/clk/mediatek/clk-mt8183.c | 3 ++-
> drivers/clk/mediatek/clk-mtk.h | 13 ++++++----
> drivers/clk/mediatek/reset.c | 35 ++++++++++++---------------
> 15 files changed, 44 insertions(+), 45 deletions(-)
>
..snip..
> diff --git a/drivers/clk/mediatek/reset.c b/drivers/clk/mediatek/reset.c
> index 6574b19daf0f..8e42deee80a3 100644
> --- a/drivers/clk/mediatek/reset.c
> +++ b/drivers/clk/mediatek/reset.c
> @@ -65,14 +65,23 @@ static const struct reset_control_ops mtk_reset_ops_set_clr = {
> .reset = mtk_reset_set_clr,
> };
>
> -static void mtk_register_reset_controller_common(struct device_node *np,
> - unsigned int num_regs, int regofs,
> - const struct reset_control_ops *reset_ops)
> +static const struct reset_control_ops *rst_op[MTK_RST_MAX] = {
> + [MTK_RST_SIMPLE] = &reset_simple_ops,
> + [MTK_RST_SET_CLR] = &mtk_reset_ops_set_clr,
> +};
I don't think that we really need this to go to .rodata to get an improvement
in boot times in the order of nanoseconds....
> +
> +void mtk_clk_register_rst_ctrl(struct device_node *np,
> + u32 reg_num, u16 reg_ofs, u8 version)
> {
> struct mtk_reset *data;
> int ret;
> struct regmap *regmap;
>
> + if (version >= MTK_RST_MAX) {
> + pr_err("Error version number: %d\n", version);
> + return;
> + }
> +
> regmap = device_node_to_regmap(np);
> if (IS_ERR(regmap)) {
> pr_err("Cannot find regmap for %pOF: %pe\n", np, regmap);
> @@ -84,10 +93,10 @@ static void mtk_register_reset_controller_common(struct device_node *np,
> return;
>
> data->regmap = regmap;
> - data->regofs = regofs;
> + data->regofs = reg_ofs;
> data->rcdev.owner = THIS_MODULE;
> - data->rcdev.nr_resets = num_regs * 32;
> - data->rcdev.ops = reset_ops;
> + data->rcdev.nr_resets = reg_num * 32;
> + data->rcdev.ops = rst_op[version];
> data->rcdev.of_node = np;
...hence, I would prefer to see something like:
switch (version) {
case MTK_RST_SIMPLE:
data->rcdev.ops = &reset_simple_ops;
break;
case MTK_RST_SET_CLR:
data->rcdev.ops = &mtk_reset_ops_set_clr;
break;
default:
pr_err("Unknown reset version %d\n", version);
return;
}
Like that, you'd also replace that if branch at the beginning where you
do the reset version sanity check.
If you don't want to allocate a struct mtk_reset before running this switch,
you can also declare a `struct reset_control_ops *rcops = NULL;` locally and
then assign `data->rcdev.ops = rcops;` later: that would also be acceptable.
Cheers,
Angelo
next prev parent reply other threads:[~2022-04-21 9:08 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-20 13:05 [PATCH V2 00/12] Cleanup MediaTek clk reset drivers and support MT8192/MT8195 Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 01/12] clk: mediatek: reset: Fix written reset bit offset Rex-BC Chen
2022-04-21 9:08 ` AngeloGioacchino Del Regno
2022-04-20 13:05 ` [PATCH V2 02/12] clk: mediatek: reset: Use simple reset operations Rex-BC Chen
2022-04-21 7:52 ` Chen-Yu Tsai
2022-04-22 3:58 ` Rex-BC Chen
2022-04-21 9:08 ` AngeloGioacchino Del Regno
2022-04-22 4:57 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 03/12] clk: mediatek: reset: Refine functions of set_clr Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-22 5:00 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 04/12] clk: mediatek: reset: Merge and revise reset register function Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno [this message]
2022-04-22 5:01 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 05/12] clk: mediatek: reset: Add reset.h Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-21 9:14 ` Chen-Yu Tsai
2022-04-21 9:41 ` Chen-Yu Tsai
2022-04-22 5:02 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 06/12] clk: mediatek: reset: Revise structure to control reset register Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-22 5:04 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 07/12] clk: mediatek: reset: Add return for clock reset register function Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-22 5:04 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 08/12] clk: mediatek: reset: Add new register reset function with device Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-22 5:05 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 09/12] clk: mediatek: reset: Add support for input offset and bit from DT Rex-BC Chen
2022-04-21 5:36 ` Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-22 5:06 ` Rex-BC Chen
2022-04-20 13:05 ` [PATCH V2 10/12] clk: mediatek: reset: Add reset support for simple probe Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-20 13:05 ` [PATCH V2 11/12] clk: mediatek: reset: Add infra_ao reset support for MT8192 Rex-BC Chen
2022-04-21 6:53 ` Chen-Yu Tsai
2022-04-22 4:00 ` Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
2022-04-20 13:05 ` [PATCH V2 12/12] clk: mediatek: reset: Add infra_ao reset support for MT8195 Rex-BC Chen
2022-04-21 9:07 ` AngeloGioacchino Del Regno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a2341eae-3a3a-ca26-8ce7-a4ba9219566c@collabora.com \
--to=angelogioacchino.delregno@collabora.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=allen-kh.cheng@mediatek.com \
--cc=chun-jie.chen@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=rex-bc.chen@mediatek.com \
--cc=runyang.chen@mediatek.com \
--cc=sboyd@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox