From: Lucas De Marchi <lucas.demarchi@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v7 00/15] Introduce DG1
Date: Mon, 12 Oct 2020 14:29:44 -0700 [thread overview]
Message-ID: <20201012212959.871513-1-lucas.demarchi@intel.com> (raw)
v7:
- Remove already applied patches and rebase the rest
- Refactor DG1 power well handling to re-use table from TGL
- Squash patch to add all the ports in a single patch
- Use IS_DGFX() for DMC_DEBUG register move
Aditya Swarup (4):
drm/i915/display: allow to skip certain power wells
drm/i915/dg1: Add DPLL macros for DG1
drm/i915/dg1: Add and setup DPLLs for DG1
drm/i915/dg1: Enable ports
Anshuman Gupta (2):
drm/i915/dg1: DG1 does not support DC6
drm/i915/dg1: Update DMC_DEBUG register
Clinton A Taylor (1):
drm/i915/dg1: invert HPD pins
Lucas De Marchi (5):
drm/i915/cnl: skip PW_DDI_F on certain skus
drm/i915/dg1: Add DG1 power wells
drm/i915/dg1: Enable DPLL for DG1
drm/i915/dg1: add hpd interrupt handling
drm/i915/dg1: map/unmap pll clocks
Matt Atwood (1):
drm/i915/dg1: Load DMC
Michel Thierry (1):
drm/i915/dgfx: define llc and snooping behaviour
Stuart Summers (1):
drm/i915/dg1: Add initial DG1 workarounds
drivers/gpu/drm/i915/display/intel_csr.c | 12 +-
drivers/gpu/drm/i915/display/intel_ddi.c | 92 ++++++++++++++-
drivers/gpu/drm/i915/display/intel_display.c | 33 +++++-
.../drm/i915/display/intel_display_debugfs.c | 9 +-
.../drm/i915/display/intel_display_power.c | 60 ++++++----
.../drm/i915/display/intel_display_power.h | 3 +
drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 54 +++++++--
drivers/gpu/drm/i915/display/intel_dpll_mgr.h | 17 +++
drivers/gpu/drm/i915/display/intel_sprite.c | 4 +-
drivers/gpu/drm/i915/gt/intel_workarounds.c | 111 ++++++++++++++----
drivers/gpu/drm/i915/i915_irq.c | 67 +++++++++--
drivers/gpu/drm/i915/i915_pci.c | 4 +
drivers/gpu/drm/i915/i915_reg.h | 59 +++++++++-
drivers/gpu/drm/i915/intel_pm.c | 39 ++++--
14 files changed, 470 insertions(+), 94 deletions(-)
--
2.28.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2020-10-12 21:31 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-12 21:29 Lucas De Marchi [this message]
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 01/15] drm/i915/display: allow to skip certain power wells Lucas De Marchi
2020-10-12 22:02 ` Matt Roper
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 02/15] drm/i915/cnl: skip PW_DDI_F on certain skus Lucas De Marchi
2020-10-12 22:04 ` Matt Roper
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 03/15] drm/i915/dg1: Add DG1 power wells Lucas De Marchi
2020-10-12 22:05 ` Matt Roper
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 04/15] drm/i915/dg1: Add DPLL macros for DG1 Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 05/15] drm/i915/dg1: Add and setup DPLLs " Lucas De Marchi
2020-10-14 17:24 ` Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 06/15] drm/i915/dg1: Enable DPLL " Lucas De Marchi
2020-10-12 22:40 ` Aditya Swarup
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 07/15] drm/i915/dg1: add hpd interrupt handling Lucas De Marchi
2020-10-12 22:51 ` Aditya Swarup
2020-10-13 0:29 ` Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 08/15] drm/i915/dg1: invert HPD pins Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 09/15] drm/i915/dg1: map/unmap pll clocks Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 10/15] drm/i915/dg1: Enable ports Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 11/15] drm/i915/dg1: Load DMC Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 12/15] drm/i915/dg1: Add initial DG1 workarounds Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 13/15] drm/i915/dg1: DG1 does not support DC6 Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 14/15] drm/i915/dg1: Update DMC_DEBUG register Lucas De Marchi
2020-10-12 21:29 ` [Intel-gfx] [PATCH v7 15/15] drm/i915/dgfx: define llc and snooping behaviour Lucas De Marchi
2020-10-12 21:52 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce DG1 Patchwork
2020-10-12 21:54 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2020-10-12 22:17 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-10-13 4:08 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201012212959.871513-1-lucas.demarchi@intel.com \
--to=lucas.demarchi@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox