From: "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
<intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 10/18] drm/i915: Consolidate intel_pre_commit_crtc_state()
Date: Fri, 3 Jan 2025 17:08:49 +0530 [thread overview]
Message-ID: <e0b9256d-45f8-49ee-88d2-aa7ee1eb1e73@intel.com> (raw)
In-Reply-To: <20241210211007.5976-11-ville.syrjala@linux.intel.com>
On 12/11/2024 2:39 AM, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> We have approximately two copies of pre_commit_crtc_state(),
> one in the DSB code, the other in the vblank evasion code.
> Combine them into one. The slight difference between the two
> is that vblank evasion doesn't have a full atomic state (when
> called from the legacy cursor code), so it gets the old and
> new crtc state passed in by hand.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_dsb.c | 37 +++++++-------------
> drivers/gpu/drm/i915/display/intel_vblank.c | 38 +++++++++++++++------
> drivers/gpu/drm/i915/display/intel_vblank.h | 5 +++
> 3 files changed, 45 insertions(+), 35 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dsb.c b/drivers/gpu/drm/i915/display/intel_dsb.c
> index d755825edb35..673f75703785 100644
> --- a/drivers/gpu/drm/i915/display/intel_dsb.c
> +++ b/drivers/gpu/drm/i915/display/intel_dsb.c
> @@ -109,25 +109,6 @@ static bool pre_commit_is_vrr_active(struct intel_atomic_state *state,
> return old_crtc_state->vrr.enable && !intel_crtc_vrr_disabling(state, crtc);
> }
>
> -static const struct intel_crtc_state *
> -pre_commit_crtc_state(struct intel_atomic_state *state,
> - struct intel_crtc *crtc)
> -{
> - const struct intel_crtc_state *old_crtc_state =
> - intel_atomic_get_old_crtc_state(state, crtc);
> - const struct intel_crtc_state *new_crtc_state =
> - intel_atomic_get_new_crtc_state(state, crtc);
> -
> - /*
> - * During fastsets/etc. the transcoder is still
> - * running with the old timings at this point.
> - */
> - if (intel_crtc_needs_modeset(new_crtc_state))
> - return new_crtc_state;
> - else
> - return old_crtc_state;
> -}
> -
> static int dsb_vblank_delay(const struct intel_crtc_state *crtc_state)
> {
> return intel_mode_vblank_delay(&crtc_state->hw.adjusted_mode);
> @@ -136,7 +117,8 @@ static int dsb_vblank_delay(const struct intel_crtc_state *crtc_state)
> static int dsb_vtotal(struct intel_atomic_state *state,
> struct intel_crtc *crtc)
> {
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
>
> if (pre_commit_is_vrr_active(state, crtc))
> return intel_vrr_vmax_vtotal(crtc_state);
> @@ -147,7 +129,8 @@ static int dsb_vtotal(struct intel_atomic_state *state,
> static int dsb_dewake_scanline_start(struct intel_atomic_state *state,
> struct intel_crtc *crtc)
> {
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
> struct drm_i915_private *i915 = to_i915(state->base.dev);
> unsigned int latency = skl_watermark_max_latency(i915, 0);
>
> @@ -158,7 +141,8 @@ static int dsb_dewake_scanline_start(struct intel_atomic_state *state,
> static int dsb_dewake_scanline_end(struct intel_atomic_state *state,
> struct intel_crtc *crtc)
> {
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
>
> return intel_mode_vdisplay(&crtc_state->hw.adjusted_mode);
> }
> @@ -166,7 +150,8 @@ static int dsb_dewake_scanline_end(struct intel_atomic_state *state,
> static int dsb_scanline_to_hw(struct intel_atomic_state *state,
> struct intel_crtc *crtc, int scanline)
> {
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
> int vtotal = dsb_vtotal(state, crtc);
>
> return (scanline + vtotal - intel_crtc_scanline_offset(crtc_state)) % vtotal;
> @@ -531,7 +516,8 @@ void intel_dsb_vblank_evade(struct intel_atomic_state *state,
> struct intel_dsb *dsb)
> {
> struct intel_crtc *crtc = dsb->crtc;
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
> /* FIXME calibrate sensibly */
> int latency = intel_usecs_to_scanlines(&crtc_state->hw.adjusted_mode, 20);
> int vblank_delay = dsb_vblank_delay(crtc_state);
> @@ -623,7 +609,8 @@ void intel_dsb_wait_vblank_delay(struct intel_atomic_state *state,
> struct intel_dsb *dsb)
> {
> struct intel_crtc *crtc = dsb->crtc;
> - const struct intel_crtc_state *crtc_state = pre_commit_crtc_state(state, crtc);
> + const struct intel_crtc_state *crtc_state =
> + intel_pre_commit_crtc_state(state, crtc);
> int usecs = intel_scanlines_to_usecs(&crtc_state->hw.adjusted_mode,
> dsb_vblank_delay(crtc_state)) + 1;
>
> diff --git a/drivers/gpu/drm/i915/display/intel_vblank.c b/drivers/gpu/drm/i915/display/intel_vblank.c
> index ee33a49d9873..3cf3cff0687a 100644
> --- a/drivers/gpu/drm/i915/display/intel_vblank.c
> +++ b/drivers/gpu/drm/i915/display/intel_vblank.c
> @@ -602,6 +602,32 @@ int intel_mode_vblank_delay(const struct drm_display_mode *mode)
> return intel_mode_vblank_start(mode) - intel_mode_vdisplay(mode);
> }
>
> +static const struct intel_crtc_state *
> +pre_commit_crtc_state(const struct intel_crtc_state *old_crtc_state,
> + const struct intel_crtc_state *new_crtc_state)
> +{
> + /*
> + * During fastsets/etc. the transcoder is still
> + * running with the old timings at this point.
> + */
> + if (intel_crtc_needs_modeset(new_crtc_state))
> + return new_crtc_state;
> + else
> + return old_crtc_state;
> +}
> +
> +const struct intel_crtc_state *
> +intel_pre_commit_crtc_state(struct intel_atomic_state *state,
> + struct intel_crtc *crtc)
> +{
> + const struct intel_crtc_state *old_crtc_state =
> + intel_atomic_get_old_crtc_state(state, crtc);
> + const struct intel_crtc_state *new_crtc_state =
> + intel_atomic_get_new_crtc_state(state, crtc);
> +
> + return pre_commit_crtc_state(old_crtc_state, new_crtc_state);
> +}
> +
> void intel_vblank_evade_init(const struct intel_crtc_state *old_crtc_state,
> const struct intel_crtc_state *new_crtc_state,
> struct intel_vblank_evade_ctx *evade)
> @@ -617,16 +643,8 @@ void intel_vblank_evade_init(const struct intel_crtc_state *old_crtc_state,
> display->platform.cherryview) &&
> intel_crtc_has_type(new_crtc_state, INTEL_OUTPUT_DSI);
>
> - /*
> - * During fastsets/etc. the transcoder is still
> - * running with the old timings at this point.
> - *
> - * TODO: maybe just use the active timings here?
> - */
> - if (intel_crtc_needs_modeset(new_crtc_state))
> - crtc_state = new_crtc_state;
> - else
> - crtc_state = old_crtc_state;
> + /* TODO: maybe just use the active timings here? */
> + crtc_state = pre_commit_crtc_state(old_crtc_state, new_crtc_state);
>
> adjusted_mode = &crtc_state->hw.adjusted_mode;
>
> diff --git a/drivers/gpu/drm/i915/display/intel_vblank.h b/drivers/gpu/drm/i915/display/intel_vblank.h
> index 12c8e1f829a4..21fbb08d61d5 100644
> --- a/drivers/gpu/drm/i915/display/intel_vblank.h
> +++ b/drivers/gpu/drm/i915/display/intel_vblank.h
> @@ -11,6 +11,7 @@
>
> struct drm_crtc;
> struct drm_display_mode;
> +struct intel_atomic_state;
> struct intel_crtc;
> struct intel_crtc_state;
>
> @@ -43,4 +44,8 @@ void intel_crtc_update_active_timings(const struct intel_crtc_state *crtc_state,
> bool vrr_enable);
> int intel_crtc_scanline_offset(const struct intel_crtc_state *crtc_state);
>
> +const struct intel_crtc_state *
> +intel_pre_commit_crtc_state(struct intel_atomic_state *state,
> + struct intel_crtc *crtc);
> +
> #endif /* __INTEL_VBLANK_H__ */
next prev parent reply other threads:[~2025-01-03 11:39 UTC|newest]
Thread overview: 51+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-10 21:09 [PATCH 00/18] drm/i915: DSB+VRR Ville Syrjala
2024-12-10 21:09 ` [PATCH 01/18] drm/i915: Extract intel_crtc_vblank_delay() Ville Syrjala
2025-01-03 11:24 ` Nautiyal, Ankit K
2025-01-09 15:43 ` Ville Syrjälä
2025-01-10 5:09 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 02/18] drm/i915: Check vblank delay validity Ville Syrjala
2025-01-03 11:26 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 03/18] drm/i915: Fix include order Ville Syrjala
2025-01-03 11:27 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 04/18] drm/i915: Introduce intel_vrr_{vmin,vmax}_vtotal() Ville Syrjala
2025-01-03 11:28 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 05/18] drm/i915: Move framestart/etc. state dump to a better spot Ville Syrjala
2025-01-03 11:29 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 06/18] drm/i915: Include the vblank delay in the state dump Ville Syrjala
2025-01-03 11:30 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 07/18] drm/i915/vrr: Improve VRR " Ville Syrjala
2025-01-03 11:31 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 08/18] drm/i915: Include the scanline offset in the " Ville Syrjala
2025-01-03 11:32 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 09/18] drm/i915: Extract intel_mode_vblank_delay() Ville Syrjala
2025-01-03 11:34 ` Nautiyal, Ankit K
2024-12-10 21:09 ` [PATCH 10/18] drm/i915: Consolidate intel_pre_commit_crtc_state() Ville Syrjala
2025-01-03 11:38 ` Nautiyal, Ankit K [this message]
2024-12-10 21:10 ` [PATCH 11/18] drm/i915: Extract intel_crtc_active_timings() Ville Syrjala
2025-01-03 11:42 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 12/18] drm/i915/vrr: Introduce intel_vrr_vblank_delay() Ville Syrjala
2025-01-03 11:48 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 13/18] drm/i915/vrr: Drop the extra vmin adjustment for ADL+ Ville Syrjala
2025-01-03 11:56 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 14/18] drm/i915/vrr: Fix vmin/vmax/flipline on TGL when using vblank delay Ville Syrjala
2025-01-03 12:03 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 15/18] drm/i915/vrr: Add extra vblank delay to estimates Ville Syrjala
2025-01-03 12:13 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 16/18] drm/i915/vrr: Plumb the DSB into intel_vrr_send_push() Ville Syrjala
2025-01-03 12:14 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 17/18] drm/i915/dsb: Add support for triggering VRR push with DSB Ville Syrjala
2025-01-03 12:17 ` Nautiyal, Ankit K
2024-12-10 21:10 ` [PATCH 18/18] drm/i915/dsb: Allow DSB to perform commits when VRR is enabled Ville Syrjala
2025-01-03 12:18 ` Nautiyal, Ankit K
2024-12-10 22:17 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: DSB+VRR Patchwork
2024-12-10 22:17 ` ✗ Fi.CI.SPARSE: " Patchwork
2024-12-10 22:30 ` ✓ i915.CI.BAT: success " Patchwork
2024-12-10 23:49 ` ✗ i915.CI.Full: failure " Patchwork
2024-12-13 23:41 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: DSB+VRR (rev2) Patchwork
2024-12-13 23:41 ` ✗ Fi.CI.SPARSE: " Patchwork
2024-12-13 23:55 ` ✗ i915.CI.BAT: failure " Patchwork
2025-01-13 16:48 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: DSB+VRR (rev3) Patchwork
2025-01-13 16:48 ` ✗ Fi.CI.SPARSE: " Patchwork
2025-01-13 17:12 ` ✓ i915.CI.BAT: success " Patchwork
2025-01-15 4:05 ` ✗ i915.CI.Full: failure " Patchwork
2025-01-15 18:11 ` [PATCH 00/18] drm/i915: DSB+VRR Ville Syrjälä
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e0b9256d-45f8-49ee-88d2-aa7ee1eb1e73@intel.com \
--to=ankit.k.nautiyal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox