public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: kernel test robot <lkp@intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
	intel-gfx@lists.freedesktop.org
Cc: oe-kbuild-all@lists.linux.dev
Subject: Re: [Intel-gfx] [PATCH 11/15] drm/i915: Rename skl+ scaler binding bits
Date: Wed, 19 Apr 2023 06:06:17 +0800	[thread overview]
Message-ID: <202304190547.OlyNaAi3-lkp@intel.com> (raw)
In-Reply-To: <20230418175528.13117-12-ville.syrjala@linux.intel.com>

Hi Ville,

kernel test robot noticed the following build errors:

[auto build test ERROR on drm-tip/drm-tip]

url:    https://github.com/intel-lab-lkp/linux/commits/Ville-Syrjala/drm-i915-Check-pipe-source-size-when-using-skl-scalers/20230419-015829
base:   git://anongit.freedesktop.org/drm/drm-tip drm-tip
patch link:    https://lore.kernel.org/r/20230418175528.13117-12-ville.syrjala%40linux.intel.com
patch subject: [Intel-gfx] [PATCH 11/15] drm/i915: Rename skl+ scaler binding bits
config: x86_64-allyesconfig (https://download.01.org/0day-ci/archive/20230419/202304190547.OlyNaAi3-lkp@intel.com/config)
compiler: gcc-11 (Debian 11.3.0-8) 11.3.0
reproduce (this is a W=1 build):
        # https://github.com/intel-lab-lkp/linux/commit/19871303e2971d47d4ac0557533295744c04cfd4
        git remote add linux-review https://github.com/intel-lab-lkp/linux
        git fetch --no-tags linux-review Ville-Syrjala/drm-i915-Check-pipe-source-size-when-using-skl-scalers/20230419-015829
        git checkout 19871303e2971d47d4ac0557533295744c04cfd4
        # save the config file
        mkdir build_dir && cp config build_dir/.config
        make W=1 O=build_dir ARCH=x86_64 olddefconfig
        make W=1 O=build_dir ARCH=x86_64 SHELL=/bin/bash drivers/gpu/

If you fix the issue, kindly add following tag where applicable
| Reported-by: kernel test robot <lkp@intel.com>
| Link: https://lore.kernel.org/oe-kbuild-all/202304190547.OlyNaAi3-lkp@intel.com/

All errors (new ones prefixed by >>):

   drivers/gpu/drm/i915/gvt/handlers.c: In function 'pf_write':
>> drivers/gpu/drm/i915/gvt/handlers.c:1565:45: error: 'PS_PLANE_SEL_MASK' undeclared (first use in this function); did you mean 'PS_PHASE_MASK'?
    1565 |            offset == _PS_1C_CTRL) && (val & PS_PLANE_SEL_MASK) != 0) {
         |                                             ^~~~~~~~~~~~~~~~~
         |                                             PS_PHASE_MASK
   drivers/gpu/drm/i915/gvt/handlers.c:1565:45: note: each undeclared identifier is reported only once for each function it appears in


vim +1565 drivers/gpu/drm/i915/gvt/handlers.c

e39c5add322184 Zhi Wang         2016-09-02  1556  
04d348ae3f0aea Zhi Wang         2016-04-25  1557  static int pf_write(struct intel_vgpu *vgpu,
04d348ae3f0aea Zhi Wang         2016-04-25  1558  		unsigned int offset, void *p_data, unsigned int bytes)
04d348ae3f0aea Zhi Wang         2016-04-25  1559  {
a61ac1e75105a0 Chris Wilson     2020-03-06  1560  	struct drm_i915_private *i915 = vgpu->gvt->gt->i915;
04d348ae3f0aea Zhi Wang         2016-04-25  1561  	u32 val = *(u32 *)p_data;
04d348ae3f0aea Zhi Wang         2016-04-25  1562  
04d348ae3f0aea Zhi Wang         2016-04-25  1563  	if ((offset == _PS_1A_CTRL || offset == _PS_2A_CTRL ||
04d348ae3f0aea Zhi Wang         2016-04-25  1564  	   offset == _PS_1B_CTRL || offset == _PS_2B_CTRL ||
04d348ae3f0aea Zhi Wang         2016-04-25 @1565  	   offset == _PS_1C_CTRL) && (val & PS_PLANE_SEL_MASK) != 0) {
12d5861973c70f Pankaj Bharadiya 2020-02-20  1566  		drm_WARN_ONCE(&i915->drm, true,
12d5861973c70f Pankaj Bharadiya 2020-02-20  1567  			      "VM(%d): guest is trying to scaling a plane\n",
04d348ae3f0aea Zhi Wang         2016-04-25  1568  			      vgpu->id);
04d348ae3f0aea Zhi Wang         2016-04-25  1569  		return 0;
04d348ae3f0aea Zhi Wang         2016-04-25  1570  	}
04d348ae3f0aea Zhi Wang         2016-04-25  1571  
04d348ae3f0aea Zhi Wang         2016-04-25  1572  	return intel_vgpu_default_mmio_write(vgpu, offset, p_data, bytes);
04d348ae3f0aea Zhi Wang         2016-04-25  1573  }
04d348ae3f0aea Zhi Wang         2016-04-25  1574  

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests

  parent reply	other threads:[~2023-04-18 22:07 UTC|newest]

Thread overview: 40+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-04-18 17:55 [Intel-gfx] [PATCH 00/15] drm/i915: Scaler/pfit stuff Ville Syrjala
2023-04-18 17:55 ` [Intel-gfx] [PATCH 01/15] drm/i915: Check pipe source size when using skl+ scalers Ville Syrjala
2023-04-19 15:11   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 02/15] drm/i915: Relocate VBLANK_EVASION_TIME_US Ville Syrjala
2023-04-19 15:13   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 03/15] drm/i915: Relocate intel_atomic_setup_scalers() Ville Syrjala
2023-04-19 15:16   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 04/15] drm/i915: Relocate skl_get_pfit_config() Ville Syrjala
2023-04-19 15:17   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 05/15] drm/i915: Use REG_BIT() & co for the pre-ilk pfit registers Ville Syrjala
2023-04-19 15:28   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 06/15] drm/i915: Namespace pfit registers properly Ville Syrjala
2023-04-19 15:28   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 07/15] drm/i915: Use REG_BIT() & co. for ilk+ pfit registers Ville Syrjala
2023-04-19 15:29   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 08/15] drm/i915: Drop a useless forward declararion Ville Syrjala
2023-04-19 15:30   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 09/15] drm/i915: Define bitmasks for ilk pfit window pos/size Ville Syrjala
2023-04-19 15:34   ` Jani Nikula
2023-04-20 12:09     ` Ville Syrjälä
2023-04-25 10:49       ` Ville Syrjälä
2023-04-18 17:55 ` [Intel-gfx] [PATCH 10/15] drm/i915: Remove dead scaler register defines Ville Syrjala
2023-04-19 15:35   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 11/15] drm/i915: Rename skl+ scaler binding bits Ville Syrjala
2023-04-18 19:36   ` [Intel-gfx] [PATCH v2 " Ville Syrjala
2023-04-19 15:38     ` Jani Nikula
2023-04-18 22:06   ` kernel test robot [this message]
2023-04-19 15:38   ` [Intel-gfx] [PATCH " Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 12/15] drm/i915: s/PS_COEE_INDEX_AUTO_INC/PS_COEF_INDEX_AUTO_INC/ Ville Syrjala
2023-04-19 15:38   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 13/15] drm/i915: Define bitmasks for sik+ scaler window pos/size Ville Syrjala
2023-04-19 15:41   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 14/15] drm/i915: Use REG_BIT() & co. for pipe scaler registers Ville Syrjala
2023-04-19 15:48   ` Jani Nikula
2023-04-18 17:55 ` [Intel-gfx] [PATCH 15/15] drm/i915: Define more PS_CTRL bits Ville Syrjala
2023-04-18 18:31 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Scaler/pfit stuff Patchwork
2023-04-18 22:20 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Scaler/pfit stuff (rev2) Patchwork
2023-04-18 22:20 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-04-18 22:30 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-04-19  4:12 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=202304190547.OlyNaAi3-lkp@intel.com \
    --to=lkp@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=oe-kbuild-all@lists.linux.dev \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox